Multirate analysis method for a power electronic system by circuit partitioning. Kato, T., Inoue, K., Fukutani, T., & Kanda, Y. IEEE Transactions on Power Electronics, 24:2791-2802, 2009. doi abstract bibtex Various fast and efficient computation techniques for a power converter simulation have been researched. According to the conventional methods, a single step size for a whole circuit is selected for the numerical integration. A real-power electronic system, however, is multirate in that its currents and voltages nonuniformly vary spatially and temporally, and its subcircuits have different transient rates. A simulation that selected an appropriate step size for each subcircuit independently would, therefore, be more efficient. Several multirate analysis techniques have already been proposed; this paper proposes a new method that divides the whole circuit into subcircuits by applying an explicit integration formula to series inductors and/or parallel capacitors, and then integrates subcircuits by applying an implicit formula with independent integration step sizes. As analysis examples, this method is applied to an acdc converter, a benchmark test circuit, and a dc-link inverter control system. The proposed methods effectiveness at reducing computational steps and CPU times is investigated, and its performance and efficiency are validated. © 2006 IEEE.
@article{Kato2009,
abstract = {Various fast and efficient computation techniques for a power converter simulation have been researched. According to the conventional methods, a single step size for a whole circuit is selected for the numerical integration. A real-power electronic system, however, is multirate in that its currents and voltages nonuniformly vary spatially and temporally, and its subcircuits have different transient rates. A simulation that selected an appropriate step size for each subcircuit independently would, therefore, be more efficient. Several multirate analysis techniques have already been proposed; this paper proposes a new method that divides the whole circuit into subcircuits by applying an explicit integration formula to series inductors and/or parallel capacitors, and then integrates subcircuits by applying an implicit formula with independent integration step sizes. As analysis examples, this method is applied to an acdc converter, a benchmark test circuit, and a dc-link inverter control system. The proposed methods effectiveness at reducing computational steps and CPU times is investigated, and its performance and efficiency are validated. © 2006 IEEE.},
author = {Toshiji Kato and Kaoru Inoue and Takayuki Fukutani and Yoshinori Kanda},
doi = {10.1109/TPEL.2009.2030959},
issn = {08858993},
issue = {12},
journal = {IEEE Transactions on Power Electronics},
keywords = {Multirate analysis,Partitioned circuit analysis,Power converter analysis},
pages = {2791-2802},
title = {Multirate analysis method for a power electronic system by circuit partitioning},
volume = {24},
year = {2009},
}
Downloads: 0
{"_id":"eKwyufJmapN8ovKD9","bibbaseid":"kato-inoue-fukutani-kanda-multirateanalysismethodforapowerelectronicsystembycircuitpartitioning-2009","authorIDs":[],"author_short":["Kato, T.","Inoue, K.","Fukutani, T.","Kanda, Y."],"bibdata":{"bibtype":"article","type":"article","abstract":"Various fast and efficient computation techniques for a power converter simulation have been researched. According to the conventional methods, a single step size for a whole circuit is selected for the numerical integration. A real-power electronic system, however, is multirate in that its currents and voltages nonuniformly vary spatially and temporally, and its subcircuits have different transient rates. A simulation that selected an appropriate step size for each subcircuit independently would, therefore, be more efficient. Several multirate analysis techniques have already been proposed; this paper proposes a new method that divides the whole circuit into subcircuits by applying an explicit integration formula to series inductors and/or parallel capacitors, and then integrates subcircuits by applying an implicit formula with independent integration step sizes. As analysis examples, this method is applied to an acdc converter, a benchmark test circuit, and a dc-link inverter control system. The proposed methods effectiveness at reducing computational steps and CPU times is investigated, and its performance and efficiency are validated. © 2006 IEEE.","author":[{"firstnames":["Toshiji"],"propositions":[],"lastnames":["Kato"],"suffixes":[]},{"firstnames":["Kaoru"],"propositions":[],"lastnames":["Inoue"],"suffixes":[]},{"firstnames":["Takayuki"],"propositions":[],"lastnames":["Fukutani"],"suffixes":[]},{"firstnames":["Yoshinori"],"propositions":[],"lastnames":["Kanda"],"suffixes":[]}],"doi":"10.1109/TPEL.2009.2030959","issn":"08858993","issue":"12","journal":"IEEE Transactions on Power Electronics","keywords":"Multirate analysis,Partitioned circuit analysis,Power converter analysis","pages":"2791-2802","title":"Multirate analysis method for a power electronic system by circuit partitioning","volume":"24","year":"2009","bibtex":"@article{Kato2009,\n abstract = {Various fast and efficient computation techniques for a power converter simulation have been researched. According to the conventional methods, a single step size for a whole circuit is selected for the numerical integration. A real-power electronic system, however, is multirate in that its currents and voltages nonuniformly vary spatially and temporally, and its subcircuits have different transient rates. A simulation that selected an appropriate step size for each subcircuit independently would, therefore, be more efficient. Several multirate analysis techniques have already been proposed; this paper proposes a new method that divides the whole circuit into subcircuits by applying an explicit integration formula to series inductors and/or parallel capacitors, and then integrates subcircuits by applying an implicit formula with independent integration step sizes. As analysis examples, this method is applied to an acdc converter, a benchmark test circuit, and a dc-link inverter control system. The proposed methods effectiveness at reducing computational steps and CPU times is investigated, and its performance and efficiency are validated. © 2006 IEEE.},\n author = {Toshiji Kato and Kaoru Inoue and Takayuki Fukutani and Yoshinori Kanda},\n doi = {10.1109/TPEL.2009.2030959},\n issn = {08858993},\n issue = {12},\n journal = {IEEE Transactions on Power Electronics},\n keywords = {Multirate analysis,Partitioned circuit analysis,Power converter analysis},\n pages = {2791-2802},\n title = {Multirate analysis method for a power electronic system by circuit partitioning},\n volume = {24},\n year = {2009},\n}\n","author_short":["Kato, T.","Inoue, K.","Fukutani, T.","Kanda, Y."],"key":"Kato2009","id":"Kato2009","bibbaseid":"kato-inoue-fukutani-kanda-multirateanalysismethodforapowerelectronicsystembycircuitpartitioning-2009","role":"author","urls":{},"keyword":["Multirate analysis","Partitioned circuit analysis","Power converter analysis"],"metadata":{"authorlinks":{}}},"bibtype":"article","biburl":"https://bibbase.org/network/files/tHCryTbB99Cv2ZTmr","creationDate":"2019-12-26T16:51:17.496Z","downloads":0,"keywords":["multirate analysis","partitioned circuit analysis","power converter analysis"],"search_terms":["multirate","analysis","method","power","electronic","system","circuit","partitioning","kato","inoue","fukutani","kanda"],"title":"Multirate analysis method for a power electronic system by circuit partitioning","year":2009,"dataSources":["P4aBgbzF45TWvxzbZ","pdaXTkXz4KeTfZv6E"]}