An efficient self exercising two rail checker. Kia, S. M. & Parameswaran, S. Journal of Microelectronic Systems Integration, 5(3):159-65, 1997. Copyright 1997, IEE 5775447 1070-0056 self exercising two rail checker nonsystematic two rail codes two dimensional self exercising two rail checker TDSETR checker delayabstract bibtex In this paper, a, new efficient self exercising checker for a class of non-systematic two rail codes is introduced. This proposed checker is called the �Two Dimensional Self Exercising Two Rail checker� (TDSETR checker). The TDSETR checker is used to check non-systematic two rail codes. In this method, the checking is done on line. This method significantly reduces the complexity and delay of checking compared to previous circuits. The high speed and low cost advantages of the TDSETR checker are compared with conventional circuits (e.g., the circuit is 30% of the size and has 1% of the delay of previously reported circuits for 256 bit pair inputs)
@article{ kia972,
author = {Kia, Seyed M. and Parameswaran, Sri},
title = {An efficient self exercising two rail checker},
journal = {Journal of Microelectronic Systems Integration},
year = {1997},
volume = {5},
pages = {159-65},
number = {3},
note = {Copyright 1997, IEE 5775447 1070-0056 self exercising two rail checker
nonsystematic two rail codes two dimensional self exercising two
rail checker TDSETR checker delay},
abstract = {In this paper, a, new efficient self exercising checker for a class
of non-systematic two rail codes is introduced. This proposed checker
is called the �Two Dimensional Self Exercising Two Rail checker�
(TDSETR checker). The TDSETR checker is used to check non-systematic
two rail codes. In this method, the checking is done on line. This
method significantly reduces the complexity and delay of checking
compared to previous circuits. The high speed and low cost advantages
of the TDSETR checker are compared with conventional circuits (e.g.,
the circuit is 30% of the size and has 1% of the delay of previously
reported circuits for 256 bit pair inputs)},
keywords = {built-in self test error detection codes fault diagnosis logic testing}
}
Downloads: 0
{"_id":"xM5CNB5JwnnShCgwf","authorIDs":["547e5c53a29145d03f0009b6"],"author_short":["Kia, S.<nbsp>M.","Parameswaran, S."],"bibbaseid":"kia-parameswaran-anefficientselfexercisingtworailchecker-1997","bibdata":{"abstract":"In this paper, a, new efficient self exercising checker for a class of non-systematic two rail codes is introduced. This proposed checker is called the �Two Dimensional Self Exercising Two Rail checker� (TDSETR checker). The TDSETR checker is used to check non-systematic two rail codes. In this method, the checking is done on line. This method significantly reduces the complexity and delay of checking compared to previous circuits. The high speed and low cost advantages of the TDSETR checker are compared with conventional circuits (e.g., the circuit is 30% of the size and has 1% of the delay of previously reported circuits for 256 bit pair inputs)","author":["Kia, Seyed M.","Parameswaran, Sri"],"author_short":["Kia, S.<nbsp>M.","Parameswaran, S."],"bibtex":"@article{ kia972,\n author = {Kia, Seyed M. and Parameswaran, Sri},\n title = {An efficient self exercising two rail checker},\n journal = {Journal of Microelectronic Systems Integration},\n year = {1997},\n volume = {5},\n pages = {159-65},\n number = {3},\n note = {Copyright 1997, IEE 5775447 1070-0056 self exercising two rail checker\r\n\tnonsystematic two rail codes two dimensional self exercising two\r\n\trail checker TDSETR checker delay},\n abstract = {In this paper, a, new efficient self exercising checker for a class\r\n\tof non-systematic two rail codes is introduced. This proposed checker\r\n\tis called the �Two Dimensional Self Exercising Two Rail checker�\r\n\t(TDSETR checker). The TDSETR checker is used to check non-systematic\r\n\ttwo rail codes. In this method, the checking is done on line. This\r\n\tmethod significantly reduces the complexity and delay of checking\r\n\tcompared to previous circuits. The high speed and low cost advantages\r\n\tof the TDSETR checker are compared with conventional circuits (e.g.,\r\n\tthe circuit is 30% of the size and has 1% of the delay of previously\r\n\treported circuits for 256 bit pair inputs)},\n keywords = {built-in self test error detection codes fault diagnosis logic testing}\n}","bibtype":"article","id":"kia972","journal":"Journal of Microelectronic Systems Integration","key":"kia972","keywords":"built-in self test error detection codes fault diagnosis logic testing","note":"Copyright 1997, IEE 5775447 1070-0056 self exercising two rail checker nonsystematic two rail codes two dimensional self exercising two rail checker TDSETR checker delay","number":"3","pages":"159-65","title":"An efficient self exercising two rail checker","type":"article","volume":"5","year":"1997","bibbaseid":"kia-parameswaran-anefficientselfexercisingtworailchecker-1997","role":"author","urls":{},"keyword":["built-in self test error detection codes fault diagnosis logic testing"],"downloads":0,"html":""},"bibtype":"article","biburl":"http://www.cse.unsw.edu.au/~sridevan/pubs/Document.bib","creationDate":"2014-12-11T20:17:25.494Z","downloads":0,"keywords":["built-in self test error detection codes fault diagnosis logic testing"],"search_terms":["efficient","self","exercising","two","rail","checker","kia","parameswaran"],"title":"An efficient self exercising two rail checker","year":1997,"dataSources":["qmNv3eFxXczLaRktj"]}