@inproceedings{conf/aspdac/KimLL19,
  added-at = {2019-01-20T00:00:00.000+0100},
  author = {Kim, Daewoo and Lee, Sugil and Lee, Jongeun},
  biburl = {https://www.bibsonomy.org/bibtex/20b35de5f47e5611d7cee36ec532acd3d/dblp},
  booktitle = {ASP-DAC},
  crossref = {conf/aspdac/2019},
  editor = {Shibuya, Toshiyuki},
  ee = {https://doi.org/10.1145/3287624.3287669},
  interhash = {1b0964283ba39ca50140be3925b9e510},
  intrahash = {0b35de5f47e5611d7cee36ec532acd3d},
  isbn = {978-1-4503-6007-4},
  keywords = {dblp},
  pages = {243-248},
  publisher = {ACM},
  timestamp = {2019-01-22T11:38:45.000+0100},
  title = {On-chip memory optimization for high-level synthesis of multi-dimensional data on FPGA.},
  url = {http://dblp.uni-trier.de/db/conf/aspdac/aspdac2019.html#KimLL19},
  year = 2019
}

{"_id":"Y8cQp85hTGzH2oR7B","bibbaseid":"kim-lee-lee-onchipmemoryoptimizationforhighlevelsynthesisofmultidimensionaldataonfpga-2019","downloads":0,"creationDate":"2019-02-01T01:48:27.839Z","title":"On-chip memory optimization for high-level synthesis of multi-dimensional data on FPGA.","author_short":["Kim, D.","Lee, S.","Lee, J."],"year":2019,"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/kim?items=1000","bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2019-01-20T00:00:00.000+0100","author":[{"propositions":[],"lastnames":["Kim"],"firstnames":["Daewoo"],"suffixes":[]},{"propositions":[],"lastnames":["Lee"],"firstnames":["Sugil"],"suffixes":[]},{"propositions":[],"lastnames":["Lee"],"firstnames":["Jongeun"],"suffixes":[]}],"biburl":"https://www.bibsonomy.org/bibtex/20b35de5f47e5611d7cee36ec532acd3d/dblp","booktitle":"ASP-DAC","crossref":"conf/aspdac/2019","editor":[{"propositions":[],"lastnames":["Shibuya"],"firstnames":["Toshiyuki"],"suffixes":[]}],"ee":"https://doi.org/10.1145/3287624.3287669","interhash":"1b0964283ba39ca50140be3925b9e510","intrahash":"0b35de5f47e5611d7cee36ec532acd3d","isbn":"978-1-4503-6007-4","keywords":"dblp","pages":"243-248","publisher":"ACM","timestamp":"2019-01-22T11:38:45.000+0100","title":"On-chip memory optimization for high-level synthesis of multi-dimensional data on FPGA.","url":"http://dblp.uni-trier.de/db/conf/aspdac/aspdac2019.html#KimLL19","year":"2019","bibtex":"@inproceedings{conf/aspdac/KimLL19,\n added-at = {2019-01-20T00:00:00.000+0100},\n author = {Kim, Daewoo and Lee, Sugil and Lee, Jongeun},\n biburl = {https://www.bibsonomy.org/bibtex/20b35de5f47e5611d7cee36ec532acd3d/dblp},\n booktitle = {ASP-DAC},\n crossref = {conf/aspdac/2019},\n editor = {Shibuya, Toshiyuki},\n ee = {https://doi.org/10.1145/3287624.3287669},\n interhash = {1b0964283ba39ca50140be3925b9e510},\n intrahash = {0b35de5f47e5611d7cee36ec532acd3d},\n isbn = {978-1-4503-6007-4},\n keywords = {dblp},\n pages = {243-248},\n publisher = {ACM},\n timestamp = {2019-01-22T11:38:45.000+0100},\n title = {On-chip memory optimization for high-level synthesis of multi-dimensional data on FPGA.},\n url = {http://dblp.uni-trier.de/db/conf/aspdac/aspdac2019.html#KimLL19},\n year = 2019\n}\n\n","author_short":["Kim, D.","Lee, S.","Lee, J."],"editor_short":["Shibuya, T."],"key":"conf/aspdac/KimLL19","id":"conf/aspdac/KimLL19","bibbaseid":"kim-lee-lee-onchipmemoryoptimizationforhighlevelsynthesisofmultidimensionaldataonfpga-2019","role":"author","urls":{"Link":"https://doi.org/10.1145/3287624.3287669","Paper":"http://dblp.uni-trier.de/db/conf/aspdac/aspdac2019.html#KimLL19"},"keyword":["dblp"],"downloads":0},"search_terms":["chip","memory","optimization","high","level","synthesis","multi","dimensional","data","fpga","kim","lee","lee"],"keywords":["dblp"],"authorIDs":[],"dataSources":["bboPFacHd3A4uT9fM"]}