A 9 bit, 1.12 ps Resolution 2.5 b/Stage Pipelined Time-to-Digital Converter in 65 nm CMOS Using Time-Register . Kim, K., Yu, W., & Cho, S. IEEE Journal of Solid-State Circuits, 49(4):1007–1016, 2014.
doi  bibtex   

Downloads: 0