Embedded Hardware-Efficient Real-Time Classification With Cascade Support Vector Machines. Kyrkou, C., Bouganis, C. S., Theocharides, T., & Polycarpou, M. M. 27(1):99–112. doi abstract bibtex Cascade support vector machines (SVMs) are optimized to efficiently handle problems, where the majority of the data belong to one of the two classes, such as image object classification, and hence can provide speedups over monolithic (single) SVM classifiers. However, SVM classification is a computationally demanding task and existing hardware architectures for SVMs only consider monolithic classifiers. This paper proposes the acceleration of cascade SVMs through a hybrid processing hardware architecture optimized for the cascade SVM classification flow, accompanied by a method to reduce the required hardware resources for its implementation, and a method to improve the classification speed utilizing cascade information to further discard data samples. The proposed SVM cascade architecture is implemented on a Spartan-6 field-programmable gate array (FPGA) platform and evaluated for object detection on 800×600 (Super Video Graphics Array) resolution images. The proposed architecture, boosted by a neural network that processes cascade information, achieves a real-time processing rate of 40 frames/s for the benchmark face detection application. Furthermore, the hardware-reduction method results in the utilization of 25% less FPGA custom-logic resources and 20% peak power reduction compared with a baseline implementation.
@article{kyrkouEmbeddedHardwareEfficientRealTime2016,
title = {Embedded {{Hardware}}-{{Efficient Real}}-{{Time Classification With Cascade Support Vector Machines}}},
volume = {27},
issn = {21622388},
doi = {10.1109/TNNLS.2015.2428738},
abstract = {Cascade support vector machines (SVMs) are optimized to efficiently handle problems, where the majority of the data belong to one of the two classes, such as image object classification, and hence can provide speedups over monolithic (single) SVM classifiers. However, SVM classification is a computationally demanding task and existing hardware architectures for SVMs only consider monolithic classifiers. This paper proposes the acceleration of cascade SVMs through a hybrid processing hardware architecture optimized for the cascade SVM classification flow, accompanied by a method to reduce the required hardware resources for its implementation, and a method to improve the classification speed utilizing cascade information to further discard data samples. The proposed SVM cascade architecture is implemented on a Spartan-6 field-programmable gate array (FPGA) platform and evaluated for object detection on 800×600 (Super Video Graphics Array) resolution images. The proposed architecture, boosted by a neural network that processes cascade information, achieves a real-time processing rate of 40 frames/s for the benchmark face detection application. Furthermore, the hardware-reduction method results in the utilization of 25\% less FPGA custom-logic resources and 20\% peak power reduction compared with a baseline implementation.},
number = {1},
journaltitle = {IEEE Transactions on Neural Networks and Learning Systems},
date = {2016},
pages = {99--112},
keywords = {Cascade classifier,field-programmable gate array (FPGA),local binary pattern (LBP),neural networks (NNs),parallel architectures,real-time and embedded systems,support vector machines (SVMs)},
author = {Kyrkou, Christos and Bouganis, Christos Savvas and Theocharides, Theocharis and Polycarpou, Marios M.},
file = {/home/dimitri/Nextcloud/Zotero/storage/5LBY3ARV/Unknown - Unknown - Embedded Hardware-Efficient Real-Time Classification with Cascade Support Vector Machines.pdf},
eprinttype = {pmid},
eprint = {26011869}
}
Downloads: 0
{"_id":"iTgj7Mtspfe5KfJ3k","bibbaseid":"kyrkou-bouganis-theocharides-polycarpou-embeddedhardwareefficientrealtimeclassificationwithcascadesupportvectormachines","authorIDs":[],"author_short":["Kyrkou, C.","Bouganis, C. S.","Theocharides, T.","Polycarpou, M. M."],"bibdata":{"bibtype":"article","type":"article","title":"Embedded Hardware-Efficient Real-Time Classification With Cascade Support Vector Machines","volume":"27","issn":"21622388","doi":"10.1109/TNNLS.2015.2428738","abstract":"Cascade support vector machines (SVMs) are optimized to efficiently handle problems, where the majority of the data belong to one of the two classes, such as image object classification, and hence can provide speedups over monolithic (single) SVM classifiers. However, SVM classification is a computationally demanding task and existing hardware architectures for SVMs only consider monolithic classifiers. This paper proposes the acceleration of cascade SVMs through a hybrid processing hardware architecture optimized for the cascade SVM classification flow, accompanied by a method to reduce the required hardware resources for its implementation, and a method to improve the classification speed utilizing cascade information to further discard data samples. The proposed SVM cascade architecture is implemented on a Spartan-6 field-programmable gate array (FPGA) platform and evaluated for object detection on 800×600 (Super Video Graphics Array) resolution images. The proposed architecture, boosted by a neural network that processes cascade information, achieves a real-time processing rate of 40 frames/s for the benchmark face detection application. Furthermore, the hardware-reduction method results in the utilization of 25% less FPGA custom-logic resources and 20% peak power reduction compared with a baseline implementation.","number":"1","journaltitle":"IEEE Transactions on Neural Networks and Learning Systems","date":"2016","pages":"99–112","keywords":"Cascade classifier,field-programmable gate array (FPGA),local binary pattern (LBP),neural networks (NNs),parallel architectures,real-time and embedded systems,support vector machines (SVMs)","author":[{"propositions":[],"lastnames":["Kyrkou"],"firstnames":["Christos"],"suffixes":[]},{"propositions":[],"lastnames":["Bouganis"],"firstnames":["Christos","Savvas"],"suffixes":[]},{"propositions":[],"lastnames":["Theocharides"],"firstnames":["Theocharis"],"suffixes":[]},{"propositions":[],"lastnames":["Polycarpou"],"firstnames":["Marios","M."],"suffixes":[]}],"file":"/home/dimitri/Nextcloud/Zotero/storage/5LBY3ARV/Unknown - Unknown - Embedded Hardware-Efficient Real-Time Classification with Cascade Support Vector Machines.pdf","eprinttype":"pmid","eprint":"26011869","bibtex":"@article{kyrkouEmbeddedHardwareEfficientRealTime2016,\n title = {Embedded {{Hardware}}-{{Efficient Real}}-{{Time Classification With Cascade Support Vector Machines}}},\n volume = {27},\n issn = {21622388},\n doi = {10.1109/TNNLS.2015.2428738},\n abstract = {Cascade support vector machines (SVMs) are optimized to efficiently handle problems, where the majority of the data belong to one of the two classes, such as image object classification, and hence can provide speedups over monolithic (single) SVM classifiers. However, SVM classification is a computationally demanding task and existing hardware architectures for SVMs only consider monolithic classifiers. This paper proposes the acceleration of cascade SVMs through a hybrid processing hardware architecture optimized for the cascade SVM classification flow, accompanied by a method to reduce the required hardware resources for its implementation, and a method to improve the classification speed utilizing cascade information to further discard data samples. The proposed SVM cascade architecture is implemented on a Spartan-6 field-programmable gate array (FPGA) platform and evaluated for object detection on 800×600 (Super Video Graphics Array) resolution images. The proposed architecture, boosted by a neural network that processes cascade information, achieves a real-time processing rate of 40 frames/s for the benchmark face detection application. Furthermore, the hardware-reduction method results in the utilization of 25\\% less FPGA custom-logic resources and 20\\% peak power reduction compared with a baseline implementation.},\n number = {1},\n journaltitle = {IEEE Transactions on Neural Networks and Learning Systems},\n date = {2016},\n pages = {99--112},\n keywords = {Cascade classifier,field-programmable gate array (FPGA),local binary pattern (LBP),neural networks (NNs),parallel architectures,real-time and embedded systems,support vector machines (SVMs)},\n author = {Kyrkou, Christos and Bouganis, Christos Savvas and Theocharides, Theocharis and Polycarpou, Marios M.},\n file = {/home/dimitri/Nextcloud/Zotero/storage/5LBY3ARV/Unknown - Unknown - Embedded Hardware-Efficient Real-Time Classification with Cascade Support Vector Machines.pdf},\n eprinttype = {pmid},\n eprint = {26011869}\n}\n\n","author_short":["Kyrkou, C.","Bouganis, C. S.","Theocharides, T.","Polycarpou, M. M."],"key":"kyrkouEmbeddedHardwareEfficientRealTime2016","id":"kyrkouEmbeddedHardwareEfficientRealTime2016","bibbaseid":"kyrkou-bouganis-theocharides-polycarpou-embeddedhardwareefficientrealtimeclassificationwithcascadesupportvectormachines","role":"author","urls":{},"keyword":["Cascade classifier","field-programmable gate array (FPGA)","local binary pattern (LBP)","neural networks (NNs)","parallel architectures","real-time and embedded systems","support vector machines (SVMs)"],"downloads":0},"bibtype":"article","biburl":"https://raw.githubusercontent.com/dlozeve/newblog/master/bib/all.bib","creationDate":"2020-01-08T20:39:39.009Z","downloads":0,"keywords":["cascade classifier","field-programmable gate array (fpga)","local binary pattern (lbp)","neural networks (nns)","parallel architectures","real-time and embedded systems","support vector machines (svms)"],"search_terms":["embedded","hardware","efficient","real","time","classification","cascade","support","vector","machines","kyrkou","bouganis","theocharides","polycarpou"],"title":"Embedded Hardware-Efficient Real-Time Classification With Cascade Support Vector Machines","year":null,"dataSources":["3XqdvqRE7zuX4cm8m"]}