A New Fault Model and Testing Technique for CMOS Devices. Malaiya, Y.&nbsp;K. & Su, S.&nbsp;Y.<nbsp>H. In ITC, pages 25-34, 1982. IEEE Computer Society.
A New Fault Model and Testing Technique for CMOS Devices. [link]Paper  bibtex   
@inproceedings{ conf/itc/LiawS82,
  added-at = {2010-10-20T00:00:00.000+0200},
  author = {Malaiya, Yashwant K. and Su, Stephen Y. H.},
  biburl = {http://www.bibsonomy.org/bibtex/25547ef4f9dd71f7fe7bbab42ccc80da8/dblp},
  booktitle = {ITC},
  crossref = {conf/itc/1982},
  interhash = {eeb94876def508f8607752b54b842ee3},
  intrahash = {5547ef4f9dd71f7fe7bbab42ccc80da8},
  keywords = {dblp},
  pages = {25-34},
  publisher = {IEEE Computer Society},
  title = {A New Fault Model and Testing Technique for CMOS Devices.},
  url = {http://dblp.uni-trier.de/db/conf/itc/itc1982.html#LiawS82},
  year = {1982}
}

Downloads: 0