@inproceedings{DBLP:conf/async/ManoranjanS16,
  author    = {Jotham Vaddaboina Manoranjan and
               Kenneth S. Stevens},
  title     = {Qualifying Relative Timing Constraints for Asynchronous Circuits},
  booktitle = {22nd {IEEE} International Symposium on Asynchronous Circuits and Systems,
               {ASYNC} 2016, Porto Alegre, Brazil, May 8-11, 2016},
  pages     = {91--98},
  year      = {2016},
  crossref  = {DBLP:conf/async/2016},
  url       = {https://doi.org/10.1109/ASYNC.2016.23},
  doi       = {10.1109/ASYNC.2016.23},
  timestamp = {Wed, 16 Oct 2019 14:14:56 +0200},
  biburl    = {https://dblp.org/rec/bib/conf/async/ManoranjanS16},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

{"_id":"knF4ffxmLBMN4qaYi","bibbaseid":"manoranjan-stevens-qualifyingrelativetimingconstraintsforasynchronouscircuits-2016","authorIDs":[],"author_short":["Manoranjan, J. V.","Stevens, K. S."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","author":[{"firstnames":["Jotham","Vaddaboina"],"propositions":[],"lastnames":["Manoranjan"],"suffixes":[]},{"firstnames":["Kenneth","S."],"propositions":[],"lastnames":["Stevens"],"suffixes":[]}],"title":"Qualifying Relative Timing Constraints for Asynchronous Circuits","booktitle":"22nd IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2016, Porto Alegre, Brazil, May 8-11, 2016","pages":"91–98","year":"2016","crossref":"DBLP:conf/async/2016","url":"https://doi.org/10.1109/ASYNC.2016.23","doi":"10.1109/ASYNC.2016.23","timestamp":"Wed, 16 Oct 2019 14:14:56 +0200","biburl":"https://dblp.org/rec/bib/conf/async/ManoranjanS16","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@inproceedings{DBLP:conf/async/ManoranjanS16,\n author = {Jotham Vaddaboina Manoranjan and\n Kenneth S. Stevens},\n title = {Qualifying Relative Timing Constraints for Asynchronous Circuits},\n booktitle = {22nd {IEEE} International Symposium on Asynchronous Circuits and Systems,\n {ASYNC} 2016, Porto Alegre, Brazil, May 8-11, 2016},\n pages = {91--98},\n year = {2016},\n crossref = {DBLP:conf/async/2016},\n url = {https://doi.org/10.1109/ASYNC.2016.23},\n doi = {10.1109/ASYNC.2016.23},\n timestamp = {Wed, 16 Oct 2019 14:14:56 +0200},\n biburl = {https://dblp.org/rec/bib/conf/async/ManoranjanS16},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Manoranjan, J. V.","Stevens, K. S."],"key":"DBLP:conf/async/ManoranjanS16","id":"DBLP:conf/async/ManoranjanS16","bibbaseid":"manoranjan-stevens-qualifyingrelativetimingconstraintsforasynchronouscircuits-2016","role":"author","urls":{"Paper":"https://doi.org/10.1109/ASYNC.2016.23"},"downloads":0,"html":""},"bibtype":"inproceedings","biburl":"https://ycunxi.github.io/utah-csl/bibtex/all.bib","creationDate":"2019-11-14T21:37:03.935Z","downloads":0,"keywords":[],"search_terms":["qualifying","relative","timing","constraints","asynchronous","circuits","manoranjan","stevens"],"title":"Qualifying Relative Timing Constraints for Asynchronous Circuits","year":2016,"dataSources":["L6BLFSB28hKk5Nt67"]}