@article{ dblp1982885,
  title = {Analyzing the Efficiency of L1 Caches for Reliable Hybrid-Voltage Operation Using EDC Codes},
  author = {Bojan Maric and Jaume Abella and Mateo Valero},
  author_short = {Maric, B. and Abella, J. and Valero, M.},
  bibtype = {article},
  type = {article},
  year = {2014},
  key = {dblp1982885},
  id = {dblp1982885},
  biburl = {http://www.dblp.org/rec/bibtex/journals/tvlsi/MaricAV14},
  url = {http://dx.doi.org/10.1109/TVLSI.2013.2282498},
  journal = {IEEE Trans. VLSI Syst. (TVLSI)},
  pages = {2211-2215},
  number = {10},
  volume = {22},
  text = {IEEE Trans. VLSI Syst. (TVLSI) 22(10):2211-2215 (2014)}
}

{"_id":"D75qY8n4T68HkDG3K","bibbaseid":"maric-abella-valero-analyzingtheefficiencyofl1cachesforreliablehybridvoltageoperationusingedccodes-2014","downloads":0,"creationDate":"2015-12-11T14:22:06.940Z","title":"Analyzing the Efficiency of L1 Caches for Reliable Hybrid-Voltage Operation Using EDC Codes","author_short":["Maric, B.","Abella, J.","Valero, M."],"year":2014,"bibtype":"article","biburl":"http://www.dblp.org/rec/bibtex/journals/tvlsi/MaricAV14","bibdata":{"title":"Analyzing the Efficiency of L1 Caches for Reliable Hybrid-Voltage Operation Using EDC Codes","author":["Bojan Maric","Jaume Abella","Mateo Valero"],"author_short":["Maric, B.","Abella, J.","Valero, M."],"bibtype":"article","type":"article","year":"2014","key":"dblp1982885","id":"dblp1982885","biburl":"http://www.dblp.org/rec/bibtex/journals/tvlsi/MaricAV14","url":"http://dx.doi.org/10.1109/TVLSI.2013.2282498","journal":"IEEE Trans. VLSI Syst. (TVLSI)","pages":"2211-2215","number":"10","volume":"22","text":"IEEE Trans. VLSI Syst. (TVLSI) 22(10):2211-2215 (2014)","bibtex":"@article{ dblp1982885,\n title = {Analyzing the Efficiency of L1 Caches for Reliable Hybrid-Voltage Operation Using EDC Codes},\n author = {Bojan Maric and Jaume Abella and Mateo Valero},\n author_short = {Maric, B. and Abella, J. and Valero, M.},\n bibtype = {article},\n type = {article},\n year = {2014},\n key = {dblp1982885},\n id = {dblp1982885},\n biburl = {http://www.dblp.org/rec/bibtex/journals/tvlsi/MaricAV14},\n url = {http://dx.doi.org/10.1109/TVLSI.2013.2282498},\n journal = {IEEE Trans. VLSI Syst. (TVLSI)},\n pages = {2211-2215},\n number = {10},\n volume = {22},\n text = {IEEE Trans. VLSI Syst. (TVLSI) 22(10):2211-2215 (2014)}\n}","bibbaseid":"maric-abella-valero-analyzingtheefficiencyofl1cachesforreliablehybridvoltageoperationusingedccodes-2014","role":"author","urls":{"Paper":"http://dx.doi.org/10.1109/TVLSI.2013.2282498"},"downloads":0},"search_terms":["analyzing","efficiency","caches","reliable","hybrid","voltage","operation","using","edc","codes","maric","abella","valero"],"keywords":[],"authorIDs":[],"dataSources":["93XYho7GsNn4wBb2v"]}