@article{DBLP:journals/nature/MirhoseiniGYJSW21,
  author       = {Azalia Mirhoseini and
                  Anna Goldie and
                  Mustafa Yazgan and
                  Joe Wenjie Jiang and
                  Ebrahim M. Songhori and
                  Shen Wang and
                  Young{-}Joon Lee and
                  Eric Johnson and
                  Omkar Pathak and
                  Azade Nazi and
                  Jiwoo Pak and
                  Andy Tong and
                  Kavya Srinivasa and
                  William Hang and
                  Emre Tuncer and
                  Quoc V. Le and
                  James Laudon and
                  Richard Ho and
                  Roger Carpenter and
                  Jeff Dean},
  title        = {A graph placement methodology for fast chip design},
  journal      = {Nat.},
  volume       = {594},
  number       = {7862},
  pages        = {207--212},
  year         = {2021},
  url          = {https://doi.org/10.1038/s41586-021-03544-w},
  doi          = {10.1038/S41586-021-03544-W},
  timestamp    = {Mon, 05 Dec 2022 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/nature/MirhoseiniGYJSW21.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

{"_id":"Q2gCrXvo6DMEDFDpb","bibbaseid":"mirhoseini-goldie-yazgan-jiang-songhori-wang-lee-johnson-etal-agraphplacementmethodologyforfastchipdesign-2021","author_short":["Mirhoseini, A.","Goldie, A.","Yazgan, M.","Jiang, J. W.","Songhori, E. M.","Wang, S.","Lee, Y.","Johnson, E.","Pathak, O.","Nazi, A.","Pak, J.","Tong, A.","Srinivasa, K.","Hang, W.","Tuncer, E.","Le, Q. V.","Laudon, J.","Ho, R.","Carpenter, R.","Dean, J."],"bibdata":{"bibtype":"article","type":"article","author":[{"firstnames":["Azalia"],"propositions":[],"lastnames":["Mirhoseini"],"suffixes":[]},{"firstnames":["Anna"],"propositions":[],"lastnames":["Goldie"],"suffixes":[]},{"firstnames":["Mustafa"],"propositions":[],"lastnames":["Yazgan"],"suffixes":[]},{"firstnames":["Joe","Wenjie"],"propositions":[],"lastnames":["Jiang"],"suffixes":[]},{"firstnames":["Ebrahim","M."],"propositions":[],"lastnames":["Songhori"],"suffixes":[]},{"firstnames":["Shen"],"propositions":[],"lastnames":["Wang"],"suffixes":[]},{"firstnames":["Young-Joon"],"propositions":[],"lastnames":["Lee"],"suffixes":[]},{"firstnames":["Eric"],"propositions":[],"lastnames":["Johnson"],"suffixes":[]},{"firstnames":["Omkar"],"propositions":[],"lastnames":["Pathak"],"suffixes":[]},{"firstnames":["Azade"],"propositions":[],"lastnames":["Nazi"],"suffixes":[]},{"firstnames":["Jiwoo"],"propositions":[],"lastnames":["Pak"],"suffixes":[]},{"firstnames":["Andy"],"propositions":[],"lastnames":["Tong"],"suffixes":[]},{"firstnames":["Kavya"],"propositions":[],"lastnames":["Srinivasa"],"suffixes":[]},{"firstnames":["William"],"propositions":[],"lastnames":["Hang"],"suffixes":[]},{"firstnames":["Emre"],"propositions":[],"lastnames":["Tuncer"],"suffixes":[]},{"firstnames":["Quoc","V."],"propositions":[],"lastnames":["Le"],"suffixes":[]},{"firstnames":["James"],"propositions":[],"lastnames":["Laudon"],"suffixes":[]},{"firstnames":["Richard"],"propositions":[],"lastnames":["Ho"],"suffixes":[]},{"firstnames":["Roger"],"propositions":[],"lastnames":["Carpenter"],"suffixes":[]},{"firstnames":["Jeff"],"propositions":[],"lastnames":["Dean"],"suffixes":[]}],"title":"A graph placement methodology for fast chip design","journal":"Nat.","volume":"594","number":"7862","pages":"207–212","year":"2021","url":"https://doi.org/10.1038/s41586-021-03544-w","doi":"10.1038/S41586-021-03544-W","timestamp":"Mon, 05 Dec 2022 00:00:00 +0100","biburl":"https://dblp.org/rec/journals/nature/MirhoseiniGYJSW21.bib","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@article{DBLP:journals/nature/MirhoseiniGYJSW21,\n author = {Azalia Mirhoseini and\n Anna Goldie and\n Mustafa Yazgan and\n Joe Wenjie Jiang and\n Ebrahim M. Songhori and\n Shen Wang and\n Young{-}Joon Lee and\n Eric Johnson and\n Omkar Pathak and\n Azade Nazi and\n Jiwoo Pak and\n Andy Tong and\n Kavya Srinivasa and\n William Hang and\n Emre Tuncer and\n Quoc V. Le and\n James Laudon and\n Richard Ho and\n Roger Carpenter and\n Jeff Dean},\n title = {A graph placement methodology for fast chip design},\n journal = {Nat.},\n volume = {594},\n number = {7862},\n pages = {207--212},\n year = {2021},\n url = {https://doi.org/10.1038/s41586-021-03544-w},\n doi = {10.1038/S41586-021-03544-W},\n timestamp = {Mon, 05 Dec 2022 00:00:00 +0100},\n biburl = {https://dblp.org/rec/journals/nature/MirhoseiniGYJSW21.bib},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Mirhoseini, A.","Goldie, A.","Yazgan, M.","Jiang, J. W.","Songhori, E. M.","Wang, S.","Lee, Y.","Johnson, E.","Pathak, O.","Nazi, A.","Pak, J.","Tong, A.","Srinivasa, K.","Hang, W.","Tuncer, E.","Le, Q. V.","Laudon, J.","Ho, R.","Carpenter, R.","Dean, J."],"key":"DBLP:journals/nature/MirhoseiniGYJSW21","id":"DBLP:journals/nature/MirhoseiniGYJSW21","bibbaseid":"mirhoseini-goldie-yazgan-jiang-songhori-wang-lee-johnson-etal-agraphplacementmethodologyforfastchipdesign-2021","role":"author","urls":{"Paper":"https://doi.org/10.1038/s41586-021-03544-w"},"metadata":{"authorlinks":{}}},"bibtype":"article","biburl":"http://dblp.org/pers/tb2/d/Dean:Jeffrey","dataSources":["rMEZSGRpGTSfEZaHM"],"keywords":[],"search_terms":["graph","placement","methodology","fast","chip","design","mirhoseini","goldie","yazgan","jiang","songhori","wang","lee","johnson","pathak","nazi","pak","tong","srinivasa","hang","tuncer","le","laudon","ho","carpenter","dean"],"title":"A graph placement methodology for fast chip design","year":2021}