Low-voltage four-quadrant analog multiplier. Motamed, A., Hwang, C., & Ismail, M. In Midwest Symposium on Circuits and Systems, volume 1, 1995.
abstract   bibtex   
A Novel design method for four-quadrant analog multiplier is presented. This method uses two current-mode maximum selecting circuits to combine the output currents of two square-based multiplier cells. The proposed scheme nearly doubles the input voltage range.
@inProceedings{
 title = {Low-voltage four-quadrant analog multiplier},
 type = {inProceedings},
 year = {1995},
 identifiers = {[object Object]},
 volume = {1},
 id = {bc954613-44df-338a-b4ba-7013cf2e0ed7},
 created = {2017-12-04T05:35:01.296Z},
 file_attached = {false},
 profile_id = {99d7e05e-a704-3549-ada2-dfc74a2d55ec},
 last_modified = {2017-12-04T05:35:01.296Z},
 read = {false},
 starred = {false},
 authored = {true},
 confirmed = {false},
 hidden = {false},
 private_publication = {false},
 abstract = {A Novel design method for four-quadrant analog multiplier is presented. This method uses two current-mode maximum selecting circuits to combine the output currents of two square-based multiplier cells. The proposed scheme nearly doubles the input voltage range.},
 bibtype = {inProceedings},
 author = {Motamed, Ali and Hwang, Changku and Ismail, Mohammed},
 booktitle = {Midwest Symposium on Circuits and Systems}
}

Downloads: 0