Hardware Architecture for Video Authentication using Sensor Pattern Noise. Pande, A, Chen, S, Mohapatra, P, & Zambreno, J IEEE Transactions on Circuits and Systems for Video Technology, 24(1):157,167, 2014. abstract bibtex Digital camera identification can be accomplished based on sensor pattern noise, which is unique to a device, and serves as a distinct identification fingerprint. Camera identification and authentication have formed the basis of image/video forensics in legal proceedings. Unfortunately, real-time video source identification is a computationally heavy task, and does not scale well to conventional software implementations on typical embedded devices. In this paper, we propose a hardware architecture for source identification in networked cameras. The underlying algorithms, an orthogonal forward and inverse discrete wavelet transform and minimum mean square error-based estimation, have been optimized for 2-D frame sequences in terms of area and throughput performance. We exploit parallelism, pipelining, and hardware reuse techniques to minimize hardware resource utilization and increase the achievable throughput of the design. A prototype implementation on a Xilinx Virtex-6 FPGA device was optimized with a resulting throughput of 167 MB/s, processing 30 640 × 480 video frames in 0.17 s.
@article{ pandesensor14,
title = {Hardware Architecture for Video Authentication using Sensor Pattern Noise},
year = {2014},
author = {A Pande and S Chen and P Mohapatra and J Zambreno},
keywords = {HardwareAcceleration,SecurityPrivacyandTrust},
volume = {24},
number = {1},
pages = {157,167},
abstract = {Digital camera identification can be accomplished based on sensor pattern noise, which is unique to a device, and serves as a distinct identification fingerprint. Camera identification and authentication have formed the basis of image/video forensics in legal proceedings. Unfortunately, real-time video source identification is a computationally heavy task, and does not scale well to conventional software implementations on typical embedded devices. In this paper, we propose a hardware architecture for source identification in networked cameras. The underlying algorithms, an orthogonal forward and inverse discrete wavelet transform and minimum mean square error-based estimation, have been optimized for 2-D frame sequences in terms of area and throughput performance. We exploit parallelism, pipelining, and hardware reuse techniques to minimize hardware resource utilization and increase the achievable throughput of the design. A prototype implementation on a Xilinx Virtex-6 FPGA device was optimized with a resulting throughput of 167 MB/s, processing 30 640 × 480 video frames in 0.17 s.},
journal = {IEEE Transactions on Circuits and Systems for Video Technology}
}
Downloads: 0
{"_id":{"_str":"53d693c0f414ae191e000782"},"__v":3,"authorIDs":["5457f0e12abc8e9f370008e9","54b03381b8c035d64c0006ae"],"author_short":["Pande, A","Chen, S","Mohapatra, P","Zambreno, J"],"bibbaseid":"pande-chen-mohapatra-zambreno-hardwarearchitectureforvideoauthenticationusingsensorpatternnoise-2014","bibdata":{"abstract":"Digital camera identification can be accomplished based on sensor pattern noise, which is unique to a device, and serves as a distinct identification fingerprint. Camera identification and authentication have formed the basis of image/video forensics in legal proceedings. Unfortunately, real-time video source identification is a computationally heavy task, and does not scale well to conventional software implementations on typical embedded devices. In this paper, we propose a hardware architecture for source identification in networked cameras. The underlying algorithms, an orthogonal forward and inverse discrete wavelet transform and minimum mean square error-based estimation, have been optimized for 2-D frame sequences in terms of area and throughput performance. We exploit parallelism, pipelining, and hardware reuse techniques to minimize hardware resource utilization and increase the achievable throughput of the design. A prototype implementation on a Xilinx Virtex-6 FPGA device was optimized with a resulting throughput of 167 MB/s, processing 30 640 × 480 video frames in 0.17 s.","author":["Pande, A","Chen, S","Mohapatra, P","Zambreno, J"],"author_short":["Pande, A","Chen, S","Mohapatra, P","Zambreno, J"],"bibtex":"@article{ pandesensor14,\n title = {Hardware Architecture for Video Authentication using Sensor Pattern Noise},\n year = {2014},\n author = {A Pande and S Chen and P Mohapatra and J Zambreno},\n keywords = {HardwareAcceleration,SecurityPrivacyandTrust},\n volume = {24},\n number = {1},\n pages = {157,167},\n abstract = {Digital camera identification can be accomplished based on sensor pattern noise, which is unique to a device, and serves as a distinct identification fingerprint. Camera identification and authentication have formed the basis of image/video forensics in legal proceedings. Unfortunately, real-time video source identification is a computationally heavy task, and does not scale well to conventional software implementations on typical embedded devices. In this paper, we propose a hardware architecture for source identification in networked cameras. The underlying algorithms, an orthogonal forward and inverse discrete wavelet transform and minimum mean square error-based estimation, have been optimized for 2-D frame sequences in terms of area and throughput performance. We exploit parallelism, pipelining, and hardware reuse techniques to minimize hardware resource utilization and increase the achievable throughput of the design. A prototype implementation on a Xilinx Virtex-6 FPGA device was optimized with a resulting throughput of 167 MB/s, processing 30 640 × 480 video frames in 0.17 s.},\n journal = {IEEE Transactions on Circuits and Systems for Video Technology}\n}","bibtype":"article","id":"pandesensor14","journal":"IEEE Transactions on Circuits and Systems for Video Technology","key":"pandesensor14","keywords":"HardwareAcceleration,SecurityPrivacyandTrust","number":"1","pages":"157,167","title":"Hardware Architecture for Video Authentication using Sensor Pattern Noise","type":"article","volume":"24","year":"2014","bibbaseid":"pande-chen-mohapatra-zambreno-hardwarearchitectureforvideoauthenticationusingsensorpatternnoise-2014","role":"author","urls":{},"keyword":["HardwareAcceleration","SecurityPrivacyandTrust"],"downloads":0,"html":""},"bibtype":"article","biburl":"http://www.cs.ucdavis.edu/~amit/pamit2.bib","creationDate":"2014-07-28T18:17:36.993Z","downloads":0,"keywords":["hardware acceleration","security","privacy and trust","security privacy and trust","hardwareacceleration","securityprivacyandtrust"],"search_terms":["hardware","architecture","video","authentication","using","sensor","pattern","noise","pande","chen","mohapatra","zambreno"],"title":"Hardware Architecture for Video Authentication using Sensor Pattern Noise","year":2014,"dataSources":["eaD4cvM8ipWoG4mZN"]}