Low Power Chip Architecture. Parameswaran, S., Peddersen, J., & Partis, A. 2005.
bibtex   
@misc{ patent1,
  author = {Parameswaran, Sri and Peddersen, Jorgen and Partis, Ashley},
  title = {Low Power Chip Architecture},
  year = {2005},
  isbn = {US2005007972},
  publisher = {United States Patent and Trademark Office}
}

Downloads: 0