@article{journals/tpds/ParcerisaSG05,
  added-at = {2016-01-16T00:00:00.000+0100},
  author = {Parcerisa, Joan-Manuel and Sahuquillo, Julio and González, Antonio and Duato, José},
  biburl = {http://www.bibsonomy.org/bibtex/2aabbef0ee939faf21ad3bcbf55adcbd7/dblp},
  ee = {http://doi.ieeecomputersociety.org/10.1109/TPDS.2005.23},
  interhash = {bf14d6b4e30e7ab4520eb124d91cd3b1},
  intrahash = {aabbef0ee939faf21ad3bcbf55adcbd7},
  journal = {IEEE Trans. Parallel Distrib. Syst.},
  keywords = {dblp},
  number = 2,
  pages = {130-144},
  timestamp = {2016-01-19T11:37:45.000+0100},
  title = {On-Chip Interconnects and Instruction Steering Schemes for Clustered Microarchitectures.},
  url = {http://dblp.uni-trier.de/db/journals/tpds/tpds16.html#ParcerisaSG05},
  volume = 16,
  year = 2005
}

{"_id":"rgf9dDWqt6KyzovfH","bibbaseid":"parcerisa-sahuquillo-gonzlez-duato-onchipinterconnectsandinstructionsteeringschemesforclusteredmicroarchitectures-2005","downloads":0,"creationDate":"2016-01-26T15:11:00.562Z","title":"On-Chip Interconnects and Instruction Steering Schemes for Clustered Microarchitectures.","author_short":["Parcerisa, J.","Sahuquillo, J.","González, A.","Duato, J."],"year":2005,"bibtype":"article","biburl":"http://www.bibsonomy.org/bib/author/pablo_j gonzalez?items=1000","bibdata":{"bibtype":"article","type":"article","added-at":"2016-01-16T00:00:00.000+0100","author":[{"propositions":[],"lastnames":["Parcerisa"],"firstnames":["Joan-Manuel"],"suffixes":[]},{"propositions":[],"lastnames":["Sahuquillo"],"firstnames":["Julio"],"suffixes":[]},{"propositions":[],"lastnames":["González"],"firstnames":["Antonio"],"suffixes":[]},{"propositions":[],"lastnames":["Duato"],"firstnames":["José"],"suffixes":[]}],"biburl":"http://www.bibsonomy.org/bibtex/2aabbef0ee939faf21ad3bcbf55adcbd7/dblp","ee":"http://doi.ieeecomputersociety.org/10.1109/TPDS.2005.23","interhash":"bf14d6b4e30e7ab4520eb124d91cd3b1","intrahash":"aabbef0ee939faf21ad3bcbf55adcbd7","journal":"IEEE Trans. Parallel Distrib. Syst.","keywords":"dblp","number":"2","pages":"130-144","timestamp":"2016-01-19T11:37:45.000+0100","title":"On-Chip Interconnects and Instruction Steering Schemes for Clustered Microarchitectures.","url":"http://dblp.uni-trier.de/db/journals/tpds/tpds16.html#ParcerisaSG05","volume":"16","year":"2005","bibtex":"@article{journals/tpds/ParcerisaSG05,\n added-at = {2016-01-16T00:00:00.000+0100},\n author = {Parcerisa, Joan-Manuel and Sahuquillo, Julio and González, Antonio and Duato, José},\n biburl = {http://www.bibsonomy.org/bibtex/2aabbef0ee939faf21ad3bcbf55adcbd7/dblp},\n ee = {http://doi.ieeecomputersociety.org/10.1109/TPDS.2005.23},\n interhash = {bf14d6b4e30e7ab4520eb124d91cd3b1},\n intrahash = {aabbef0ee939faf21ad3bcbf55adcbd7},\n journal = {IEEE Trans. Parallel Distrib. Syst.},\n keywords = {dblp},\n number = 2,\n pages = {130-144},\n timestamp = {2016-01-19T11:37:45.000+0100},\n title = {On-Chip Interconnects and Instruction Steering Schemes for Clustered Microarchitectures.},\n url = {http://dblp.uni-trier.de/db/journals/tpds/tpds16.html#ParcerisaSG05},\n volume = 16,\n year = 2005\n}\n\n","author_short":["Parcerisa, J.","Sahuquillo, J.","González, A.","Duato, J."],"key":"journals/tpds/ParcerisaSG05","id":"journals/tpds/ParcerisaSG05","bibbaseid":"parcerisa-sahuquillo-gonzlez-duato-onchipinterconnectsandinstructionsteeringschemesforclusteredmicroarchitectures-2005","role":"author","urls":{"Link":"http://doi.ieeecomputersociety.org/10.1109/TPDS.2005.23","Paper":"http://dblp.uni-trier.de/db/journals/tpds/tpds16.html#ParcerisaSG05"},"keyword":["dblp"],"downloads":0},"search_terms":["chip","interconnects","instruction","steering","schemes","clustered","microarchitectures","parcerisa","sahuquillo","gonzález","duato"],"keywords":["dblp"],"authorIDs":[],"dataSources":["4EyiD7ZkZehbHrzbX"]}