A scalable FPGA-based multiprocessor. Patel, A., Madill, C., Saldaña, M., Comis, C., Pomès, R., & Chow, P. In Proceedings - 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2006, 2006. doi abstract bibtex It has been shown that a small number of FPGAs can significantly accelerate certain computing tasks by up to two or three orders of magnitude. However, particularly intensive large-scale computing applications, such as molecular dynamics simulations of biological systems, underscore the need for even greater speedups to address relevant length and time scales. In this work, we propose an architecture for a scalable computing machine built entirely using FPGA computing nodes. The machine enables designers to implement largescale computing applications using a heterogeneous combination of hardware accelerators and embedded microprocessors spread across many FPGAs, all interconnected by a flexible communication network. Parallelism at multiple levels of granularity within an application can be exploited to obtain the maximum computational throughput. By focusing on applications that exhibit a high computation- tocommunication ratio, we narrow the extent of this investigation to the development of a suitable communication infrastructure for our machine, as well as an appropriate programming model and design flow for implementing applications. By providing a simple, abstracted communication interface with the objective of being able to scale to thousands of FPGA nodes, the proposed architecture appears to the programmer as a unified, extensible FPGA fabric. A programming model based on the MPI message-passing standard is also presented as a means for partitioning an application into independent computing tasks that can be implemented on our architecture. Finally, we demonstrate the first use of our design flow by developing a simple molecular dynamics simulation application for the proposed machine, which runs on a small platform of development boards. © 2006 IEEE.
@inproceedings{
title = {A scalable FPGA-based multiprocessor},
type = {inproceedings},
year = {2006},
id = {d2713381-5515-31a2-a4b7-aa04ec97345f},
created = {2018-06-08T17:39:28.189Z},
file_attached = {false},
profile_id = {0633c91d-b6d5-3fcd-9fa3-6021f99f2c58},
last_modified = {2018-06-08T17:39:28.189Z},
read = {false},
starred = {false},
authored = {true},
confirmed = {false},
hidden = {false},
private_publication = {false},
abstract = {It has been shown that a small number of FPGAs can significantly accelerate certain computing tasks by up to two or three orders of magnitude. However, particularly intensive large-scale computing applications, such as molecular dynamics simulations of biological systems, underscore the need for even greater speedups to address relevant length and time scales. In this work, we propose an architecture for a scalable computing machine built entirely using FPGA computing nodes. The machine enables designers to implement largescale computing applications using a heterogeneous combination of hardware accelerators and embedded microprocessors spread across many FPGAs, all interconnected by a flexible communication network. Parallelism at multiple levels of granularity within an application can be exploited to obtain the maximum computational throughput. By focusing on applications that exhibit a high computation- tocommunication ratio, we narrow the extent of this investigation to the development of a suitable communication infrastructure for our machine, as well as an appropriate programming model and design flow for implementing applications. By providing a simple, abstracted communication interface with the objective of being able to scale to thousands of FPGA nodes, the proposed architecture appears to the programmer as a unified, extensible FPGA fabric. A programming model based on the MPI message-passing standard is also presented as a means for partitioning an application into independent computing tasks that can be implemented on our architecture. Finally, we demonstrate the first use of our design flow by developing a simple molecular dynamics simulation application for the proposed machine, which runs on a small platform of development boards. © 2006 IEEE.},
bibtype = {inproceedings},
author = {Patel, A. and Madill, C.A. and Saldaña, M. and Comis, C. and Pomès, R. and Chow, P.},
doi = {10.1109/FCCM.2006.17},
booktitle = {Proceedings - 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2006}
}
Downloads: 0
{"_id":"MSxpFgZjFfJWubisM","bibbaseid":"patel-madill-saldaa-comis-poms-chow-ascalablefpgabasedmultiprocessor-2006","downloads":0,"creationDate":"2018-06-09T16:55:30.337Z","title":"A scalable FPGA-based multiprocessor","author_short":["Patel, A.","Madill, C.","Saldaña, M.","Comis, C.","Pomès, R.","Chow, P."],"year":2006,"bibtype":"inproceedings","biburl":"https://bibbase.org/service/mendeley/9435741","bibdata":{"title":"A scalable FPGA-based multiprocessor","type":"inproceedings","year":"2006","id":"d2713381-5515-31a2-a4b7-aa04ec97345f","created":"2018-06-08T17:39:28.189Z","file_attached":false,"profile_id":"0633c91d-b6d5-3fcd-9fa3-6021f99f2c58","last_modified":"2018-06-08T17:39:28.189Z","read":false,"starred":false,"authored":"true","confirmed":false,"hidden":false,"private_publication":false,"abstract":"It has been shown that a small number of FPGAs can significantly accelerate certain computing tasks by up to two or three orders of magnitude. However, particularly intensive large-scale computing applications, such as molecular dynamics simulations of biological systems, underscore the need for even greater speedups to address relevant length and time scales. In this work, we propose an architecture for a scalable computing machine built entirely using FPGA computing nodes. The machine enables designers to implement largescale computing applications using a heterogeneous combination of hardware accelerators and embedded microprocessors spread across many FPGAs, all interconnected by a flexible communication network. Parallelism at multiple levels of granularity within an application can be exploited to obtain the maximum computational throughput. By focusing on applications that exhibit a high computation- tocommunication ratio, we narrow the extent of this investigation to the development of a suitable communication infrastructure for our machine, as well as an appropriate programming model and design flow for implementing applications. By providing a simple, abstracted communication interface with the objective of being able to scale to thousands of FPGA nodes, the proposed architecture appears to the programmer as a unified, extensible FPGA fabric. A programming model based on the MPI message-passing standard is also presented as a means for partitioning an application into independent computing tasks that can be implemented on our architecture. Finally, we demonstrate the first use of our design flow by developing a simple molecular dynamics simulation application for the proposed machine, which runs on a small platform of development boards. © 2006 IEEE.","bibtype":"inproceedings","author":"Patel, A. and Madill, C.A. and Saldaña, M. and Comis, C. and Pomès, R. and Chow, P.","doi":"10.1109/FCCM.2006.17","booktitle":"Proceedings - 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2006","bibtex":"@inproceedings{\n title = {A scalable FPGA-based multiprocessor},\n type = {inproceedings},\n year = {2006},\n id = {d2713381-5515-31a2-a4b7-aa04ec97345f},\n created = {2018-06-08T17:39:28.189Z},\n file_attached = {false},\n profile_id = {0633c91d-b6d5-3fcd-9fa3-6021f99f2c58},\n last_modified = {2018-06-08T17:39:28.189Z},\n read = {false},\n starred = {false},\n authored = {true},\n confirmed = {false},\n hidden = {false},\n private_publication = {false},\n abstract = {It has been shown that a small number of FPGAs can significantly accelerate certain computing tasks by up to two or three orders of magnitude. However, particularly intensive large-scale computing applications, such as molecular dynamics simulations of biological systems, underscore the need for even greater speedups to address relevant length and time scales. In this work, we propose an architecture for a scalable computing machine built entirely using FPGA computing nodes. The machine enables designers to implement largescale computing applications using a heterogeneous combination of hardware accelerators and embedded microprocessors spread across many FPGAs, all interconnected by a flexible communication network. Parallelism at multiple levels of granularity within an application can be exploited to obtain the maximum computational throughput. By focusing on applications that exhibit a high computation- tocommunication ratio, we narrow the extent of this investigation to the development of a suitable communication infrastructure for our machine, as well as an appropriate programming model and design flow for implementing applications. By providing a simple, abstracted communication interface with the objective of being able to scale to thousands of FPGA nodes, the proposed architecture appears to the programmer as a unified, extensible FPGA fabric. A programming model based on the MPI message-passing standard is also presented as a means for partitioning an application into independent computing tasks that can be implemented on our architecture. Finally, we demonstrate the first use of our design flow by developing a simple molecular dynamics simulation application for the proposed machine, which runs on a small platform of development boards. © 2006 IEEE.},\n bibtype = {inproceedings},\n author = {Patel, A. and Madill, C.A. and Saldaña, M. and Comis, C. and Pomès, R. and Chow, P.},\n doi = {10.1109/FCCM.2006.17},\n booktitle = {Proceedings - 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2006}\n}","author_short":["Patel, A.","Madill, C.","Saldaña, M.","Comis, C.","Pomès, R.","Chow, P."],"biburl":"https://bibbase.org/service/mendeley/9435741","bibbaseid":"patel-madill-saldaa-comis-poms-chow-ascalablefpgabasedmultiprocessor-2006","role":"author","urls":{},"metadata":{"authorlinks":{"pomès, r":"https://pomeslaboratory.github.io/publications/"}},"downloads":0},"search_terms":["scalable","fpga","based","multiprocessor","patel","madill","saldaña","comis","pomès","chow"],"keywords":[],"authorIDs":["9xW8o2wTF9Jd9M2NW"],"dataSources":["Zk8fgif6ZaxWzxDQp","ya2CyA73rpZseyrZ8"]}