Protecting Hardware IP Cores During High-Level Synthesis. Pilato, C., Sciuto, D., Regazzoni, F., Garg, S., & Karri, R. In Behavioral Synthesis for Hardware Security, pages 95–115. 2022. Paper doi bibtex @incollection{DBLP:books/sp/22/PilatoS0GK22,
author = {Christian Pilato and
Donatella Sciuto and
Francesco Regazzoni and
Siddharth Garg and
Ramesh Karri},
title = {Protecting Hardware {IP} Cores During High-Level Synthesis},
booktitle = {Behavioral Synthesis for Hardware Security},
pages = {95--115},
year = {2022},
url = {https://doi.org/10.1007/978-3-030-78841-4\_6},
doi = {10.1007/978-3-030-78841-4\_6},
timestamp = {Tue, 05 Jul 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/books/sp/22/PilatoS0GK22.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
Downloads: 0
{"_id":"hwYReN4ktypnMgaqT","bibbaseid":"pilato-sciuto-regazzoni-garg-karri-protectinghardwareipcoresduringhighlevelsynthesis-2022","author_short":["Pilato, C.","Sciuto, D.","Regazzoni, F.","Garg, S.","Karri, R."],"bibdata":{"bibtype":"incollection","type":"incollection","author":[{"firstnames":["Christian"],"propositions":[],"lastnames":["Pilato"],"suffixes":[]},{"firstnames":["Donatella"],"propositions":[],"lastnames":["Sciuto"],"suffixes":[]},{"firstnames":["Francesco"],"propositions":[],"lastnames":["Regazzoni"],"suffixes":[]},{"firstnames":["Siddharth"],"propositions":[],"lastnames":["Garg"],"suffixes":[]},{"firstnames":["Ramesh"],"propositions":[],"lastnames":["Karri"],"suffixes":[]}],"title":"Protecting Hardware IP Cores During High-Level Synthesis","booktitle":"Behavioral Synthesis for Hardware Security","pages":"95–115","year":"2022","url":"https://doi.org/10.1007/978-3-030-78841-4\\_6","doi":"10.1007/978-3-030-78841-4_6","timestamp":"Tue, 05 Jul 2022 01:00:00 +0200","biburl":"https://dblp.org/rec/books/sp/22/PilatoS0GK22.bib","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@incollection{DBLP:books/sp/22/PilatoS0GK22,\n author = {Christian Pilato and\n Donatella Sciuto and\n Francesco Regazzoni and\n Siddharth Garg and\n Ramesh Karri},\n title = {Protecting Hardware {IP} Cores During High-Level Synthesis},\n booktitle = {Behavioral Synthesis for Hardware Security},\n pages = {95--115},\n year = {2022},\n url = {https://doi.org/10.1007/978-3-030-78841-4\\_6},\n doi = {10.1007/978-3-030-78841-4\\_6},\n timestamp = {Tue, 05 Jul 2022 01:00:00 +0200},\n biburl = {https://dblp.org/rec/books/sp/22/PilatoS0GK22.bib},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Pilato, C.","Sciuto, D.","Regazzoni, F.","Garg, S.","Karri, R."],"key":"DBLP:books/sp/22/PilatoS0GK22","id":"DBLP:books/sp/22/PilatoS0GK22","bibbaseid":"pilato-sciuto-regazzoni-garg-karri-protectinghardwareipcoresduringhighlevelsynthesis-2022","role":"author","urls":{"Paper":"https://doi.org/10.1007/978-3-030-78841-4\\_6"},"metadata":{"authorlinks":{}}},"bibtype":"incollection","biburl":"https://bibbase.org/f/QK7udauu9oYiG86Rs/bib.bib","dataSources":["9LEB4ahCAz8Pkq58E","ZsvDCPRnhBRRCnWQ5"],"keywords":[],"search_terms":["protecting","hardware","cores","during","high","level","synthesis","pilato","sciuto","regazzoni","garg","karri"],"title":"Protecting Hardware IP Cores During High-Level Synthesis","year":2022}