Masked Dual-Rail Pre-charge Logic: DPA-Resistance Without Routing Constraints. Popp, T. & Mangard, S. In Rao, J. R. & Sunar, B., editors, Cryptographic Hardware and Embedded Systems – CHES 2005, of Lecture Notes in Computer Science, pages 172–186. Springer Berlin Heidelberg, August, 2005. ![Masked Dual-Rail Pre-charge Logic: DPA-Resistance Without Routing Constraints [link]](https://bibbase.org/img/filetypes/link.svg "link")
Paper doi abstract bibtex During the last years, several logic styles that counteract side-channel attacks have been proposed. They all have in common that their level of resistance heavily depends on implementation constraints that are costly to satisfy. For example, the capacitive load of complementary wires in an integrated circuit may need to be balanced. This article describes a novel side-channel analysis resistant logic style called MDPL that completely avoids such constraints. It is a masked and dual-rail pre-charge logic style and can be implemented using common CMOS standard cell libraries. This makes MDPL perfectly suitable for semi-custom designs.
@incollection{popp_masked_2005,
series = {Lecture {Notes} in {Computer} {Science}},
title = {Masked {Dual}-{Rail} {Pre}-charge {Logic}: {DPA}-{Resistance} {Without} {Routing} {Constraints}},
copyright = {©2005 Springer-Verlag Berlin Heidelberg},
isbn = {978-3-540-28474-1 978-3-540-31940-5},
shorttitle = {Masked {Dual}-{Rail} {Pre}-charge {Logic}},
url = {http://link.springer.com/chapter/10.1007/11545262_13},
abstract = {During the last years, several logic styles that counteract side-channel attacks have been proposed. They all have in common that their level of resistance heavily depends on implementation constraints that are costly to satisfy. For example, the capacitive load of complementary wires in an integrated circuit may need to be balanced. This article describes a novel side-channel analysis resistant logic style called MDPL that completely avoids such constraints. It is a masked and dual-rail pre-charge logic style and can be implemented using common CMOS standard cell libraries. This makes MDPL perfectly suitable for semi-custom designs.},
language = {en},
number = {3659},
urldate = {2016-03-16TZ},
booktitle = {Cryptographic {Hardware} and {Embedded} {Systems} – {CHES} 2005},
publisher = {Springer Berlin Heidelberg},
author = {Popp, Thomas and Mangard, Stefan},
editor = {Rao, Josyula R. and Sunar, Berk},
month = aug,
year = {2005},
doi = {10.1007/11545262_13},
pages = {172--186}
}
Downloads: 0
{"_id":"MPJcd493Cnfr2KZNG","bibbaseid":"popp-mangard-maskeddualrailprechargelogicdparesistancewithoutroutingconstraints-2005","authorIDs":[],"author_short":["Popp, T.","Mangard, S."],"bibdata":{"bibtype":"incollection","type":"incollection","series":"Lecture Notes in Computer Science","title":"Masked Dual-Rail Pre-charge Logic: DPA-Resistance Without Routing Constraints","copyright":"©2005 Springer-Verlag Berlin Heidelberg","isbn":"978-3-540-28474-1 978-3-540-31940-5","shorttitle":"Masked Dual-Rail Pre-charge Logic","url":"http://link.springer.com/chapter/10.1007/11545262_13","abstract":"During the last years, several logic styles that counteract side-channel attacks have been proposed. They all have in common that their level of resistance heavily depends on implementation constraints that are costly to satisfy. For example, the capacitive load of complementary wires in an integrated circuit may need to be balanced. This article describes a novel side-channel analysis resistant logic style called MDPL that completely avoids such constraints. It is a masked and dual-rail pre-charge logic style and can be implemented using common CMOS standard cell libraries. This makes MDPL perfectly suitable for semi-custom designs.","language":"en","number":"3659","urldate":"2016-03-16TZ","booktitle":"Cryptographic Hardware and Embedded Systems – CHES 2005","publisher":"Springer Berlin Heidelberg","author":[{"propositions":[],"lastnames":["Popp"],"firstnames":["Thomas"],"suffixes":[]},{"propositions":[],"lastnames":["Mangard"],"firstnames":["Stefan"],"suffixes":[]}],"editor":[{"propositions":[],"lastnames":["Rao"],"firstnames":["Josyula","R."],"suffixes":[]},{"propositions":[],"lastnames":["Sunar"],"firstnames":["Berk"],"suffixes":[]}],"month":"August","year":"2005","doi":"10.1007/11545262_13","pages":"172–186","bibtex":"@incollection{popp_masked_2005,\n\tseries = {Lecture {Notes} in {Computer} {Science}},\n\ttitle = {Masked {Dual}-{Rail} {Pre}-charge {Logic}: {DPA}-{Resistance} {Without} {Routing} {Constraints}},\n\tcopyright = {©2005 Springer-Verlag Berlin Heidelberg},\n\tisbn = {978-3-540-28474-1 978-3-540-31940-5},\n\tshorttitle = {Masked {Dual}-{Rail} {Pre}-charge {Logic}},\n\turl = {http://link.springer.com/chapter/10.1007/11545262_13},\n\tabstract = {During the last years, several logic styles that counteract side-channel attacks have been proposed. They all have in common that their level of resistance heavily depends on implementation constraints that are costly to satisfy. For example, the capacitive load of complementary wires in an integrated circuit may need to be balanced. This article describes a novel side-channel analysis resistant logic style called MDPL that completely avoids such constraints. It is a masked and dual-rail pre-charge logic style and can be implemented using common CMOS standard cell libraries. This makes MDPL perfectly suitable for semi-custom designs.},\n\tlanguage = {en},\n\tnumber = {3659},\n\turldate = {2016-03-16TZ},\n\tbooktitle = {Cryptographic {Hardware} and {Embedded} {Systems} – {CHES} 2005},\n\tpublisher = {Springer Berlin Heidelberg},\n\tauthor = {Popp, Thomas and Mangard, Stefan},\n\teditor = {Rao, Josyula R. and Sunar, Berk},\n\tmonth = aug,\n\tyear = {2005},\n\tdoi = {10.1007/11545262_13},\n\tpages = {172--186}\n}\n\n","author_short":["Popp, T.","Mangard, S."],"editor_short":["Rao, J. R.","Sunar, B."],"key":"popp_masked_2005","id":"popp_masked_2005","bibbaseid":"popp-mangard-maskeddualrailprechargelogicdparesistancewithoutroutingconstraints-2005","role":"author","urls":{"Paper":"http://link.springer.com/chapter/10.1007/11545262_13"},"downloads":0},"bibtype":"incollection","biburl":"https://bibbase.org/zotero/ky25","creationDate":"2019-05-11T17:47:04.651Z","downloads":0,"keywords":[],"search_terms":["masked","dual","rail","pre","charge","logic","dpa","resistance","without","routing","constraints","popp","mangard"],"title":"Masked Dual-Rail Pre-charge Logic: DPA-Resistance Without Routing Constraints","year":2005,"dataSources":["XxiQtwZYfozhQmvGR"]}