@inproceedings{poss13samos,
	Abstract = {This article presents MGSim, an open source discrete event simulator for on-chip hardware components developed at the University of Amsterdam. MGSim is used as research and teaching vehicle to study the fine-grained hardware/software interactions on many-core chips with and without hardware multithreading. MGSim's component library includes support for core models with different instruction sets, a configurable multi-core interconnect, multiple configurable cache and memory models, a dedicated I/O subsystem, and comprehensive monitoring and interaction facilities. The default model configuration shipped with MGSim implements Microgrids, a multi-core architecture with hardware concurrency management. MGSim is furthermore written mostly in C++ and uses object classes to represent chip components. It is optimized for architecture models that can be described as process networks.},
	Author = {Raphael Poss and Mike Lankamp and Qiang Yang and Jian Fu and Irfan Uddin and Chris Jesshope},
	Booktitle = {Proc. Intl. Conf. on Embedded Computer Systems: Architectures, MOdeling and Simulation (SAMOS XIII)},


	Doi = {10.1109/SAMOS.2013.6621109}, Urldoi = {http://dx.doi.org/10.1109/SAMOS.2013.6621109},
	Month = {July},
	Pages = {80--87},
	Publisher = {IEEE},
	Read = {1},
	Title = {{MGSim}---A simulation Environment for Multi-Core Research and Education},
	Urllocal = {pub/poss.13.samos.pdf},
	Year = {2013},
	}

{"_id":{"_str":"5342bd570e946d920a003515"},"__v":1,"authorIDs":["54c2dea9b5fb1e5511000919","5dfafc26fa2bbbde01000122","5e35eb445cd57fde01000070","5e38ff13dc5b8ade01000077","5e64a5962551dede01000063","ZGRaLkjmxPcmJ739z","efnDKftzuGYiXXauW","pgjx6rQxQDmzHuwRK","sCob7zjTXbp95CmbP"],"author_short":["Poss, R.","Lankamp, M.","Yang, Q.","Fu, J.","Uddin, I.","Jesshope, C."],"bibbaseid":"poss-lankamp-yang-fu-uddin-jesshope-mgsimasimulationenvironmentformulticoreresearchandeducation-2013","bibdata":{"bibtype":"inproceedings","type":"inproceedings","abstract":"This article presents MGSim, an open source discrete event simulator for on-chip hardware components developed at the University of Amsterdam. MGSim is used as research and teaching vehicle to study the fine-grained hardware/software interactions on many-core chips with and without hardware multithreading. MGSim's component library includes support for core models with different instruction sets, a configurable multi-core interconnect, multiple configurable cache and memory models, a dedicated I/O subsystem, and comprehensive monitoring and interaction facilities. The default model configuration shipped with MGSim implements Microgrids, a multi-core architecture with hardware concurrency management. MGSim is furthermore written mostly in C++ and uses object classes to represent chip components. It is optimized for architecture models that can be described as process networks.","author":[{"firstnames":["Raphael"],"propositions":[],"lastnames":["Poss"],"suffixes":[]},{"firstnames":["Mike"],"propositions":[],"lastnames":["Lankamp"],"suffixes":[]},{"firstnames":["Qiang"],"propositions":[],"lastnames":["Yang"],"suffixes":[]},{"firstnames":["Jian"],"propositions":[],"lastnames":["Fu"],"suffixes":[]},{"firstnames":["Irfan"],"propositions":[],"lastnames":["Uddin"],"suffixes":[]},{"firstnames":["Chris"],"propositions":[],"lastnames":["Jesshope"],"suffixes":[]}],"booktitle":"Proc. Intl. Conf. on Embedded Computer Systems: Architectures, MOdeling and Simulation (SAMOS XIII)","doi":"10.1109/SAMOS.2013.6621109","urldoi":"http://dx.doi.org/10.1109/SAMOS.2013.6621109","month":"July","pages":"80–87","publisher":"IEEE","read":"1","title":"MGSim—A simulation Environment for Multi-Core Research and Education","urllocal":"pub/poss.13.samos.pdf","year":"2013","bibtex":"@inproceedings{poss13samos,\n\tAbstract = {This article presents MGSim, an open source discrete event simulator for on-chip hardware components developed at the University of Amsterdam. MGSim is used as research and teaching vehicle to study the fine-grained hardware/software interactions on many-core chips with and without hardware multithreading. MGSim's component library includes support for core models with different instruction sets, a configurable multi-core interconnect, multiple configurable cache and memory models, a dedicated I/O subsystem, and comprehensive monitoring and interaction facilities. The default model configuration shipped with MGSim implements Microgrids, a multi-core architecture with hardware concurrency management. MGSim is furthermore written mostly in C++ and uses object classes to represent chip components. It is optimized for architecture models that can be described as process networks.},\n\tAuthor = {Raphael Poss and Mike Lankamp and Qiang Yang and Jian Fu and Irfan Uddin and Chris Jesshope},\n\tBooktitle = {Proc. Intl. Conf. on Embedded Computer Systems: Architectures, MOdeling and Simulation (SAMOS XIII)},\n\n\n\tDoi = {10.1109/SAMOS.2013.6621109}, Urldoi = {http://dx.doi.org/10.1109/SAMOS.2013.6621109},\n\tMonth = {July},\n\tPages = {80--87},\n\tPublisher = {IEEE},\n\tRead = {1},\n\tTitle = {{MGSim}---A simulation Environment for Multi-Core Research and Education},\n\tUrllocal = {pub/poss.13.samos.pdf},\n\tYear = {2013},\n\t}\n\n","author_short":["Poss, R.","Lankamp, M.","Yang, Q.","Fu, J.","Uddin, I.","Jesshope, C."],"key":"poss13samos","id":"poss13samos","bibbaseid":"poss-lankamp-yang-fu-uddin-jesshope-mgsimasimulationenvironmentformulticoreresearchandeducation-2013","role":"author","urls":{"Doi":"http://dx.doi.org/10.1109/SAMOS.2013.6621109","Local":"science.raphael.poss.name/pub/poss.13.samos.pdf"},"metadata":{"authorlinks":{"poss, r":"https://bibbase.org/show?bib=https%3A%2F%2Fscience.raphael.poss.name%2Fpub.bib"}},"downloads":5,"html":""},"bibtype":"inproceedings","biburl":"science.raphael.poss.name/pub.bib","downloads":5,"keywords":[],"search_terms":["mgsim","simulation","environment","multi","core","research","education","poss","lankamp","yang","fu","uddin","jesshope"],"title":"MGSim—A simulation Environment for Multi-Core Research and Education","year":2013,"dataSources":["75cdFjzQkYc9cKbYS","ibJp9P4KitKPT3bh2","vwHwD5AQxBhRxMsmz","nMjrEFThibKqpZt4n","ob9Lo6tki9nBzzxK9"]}