{"_id":"FGkwfGyZ3TbBQhevr","bibbaseid":"principalinvestigator-mhrdsponsoredresearchprojectentitledsynthesisandreducedordermodelingofinterconnectsfordeepsubmicroncustomintegratedcircuitsandfpgas20042009-2004","author_short":["Principal Investigator, V. S."],"bibdata":{"bibtype":"other","type":"other","author":[{"firstnames":["Vineet","Sahula"],"propositions":[],"lastnames":["Principal Investigator"],"suffixes":[]}],"title":"MHRD sponsored research project entitled- Synthesis and Reduced Order Modeling of Interconnects for Deep Sub-micron Custom Integrated Circuits and FPGAs 2004-2009","year":"2004","address":"MNIT Jaipur","nationality":"Indian","owner":"Vineet","timestamp":"2016.08.21","yearfiled":"2004-09","bibtex":"@Other{project2004,\r\n author = {Vineet Sahula {Principal Investigator}},\r\n title = {{MHRD sponsored research project entitled- Synthesis and Reduced Order Modeling of Interconnects for Deep Sub-micron Custom Integrated Circuits and FPGAs} 2004-2009},\r\n year = {2004},\r\n address = {MNIT Jaipur},\r\n nationality = {Indian},\r\n owner = {Vineet},\r\n timestamp = {2016.08.21},\r\n yearfiled = {2004-09},\r\n}\r\n\r\n","author_short":["Principal Investigator, V. S."],"key":"project2004","id":"project2004","bibbaseid":"principalinvestigator-mhrdsponsoredresearchprojectentitledsynthesisandreducedordermodelingofinterconnectsfordeepsubmicroncustomintegratedcircuitsandfpgas20042009-2004","role":"author","urls":{},"metadata":{"authorlinks":{}},"html":""},"bibtype":"other","biburl":"https://bibbase.org/f/abBaRmaP2ww4GJLDb/VS-reports-n-projects.bib","dataSources":["awqS84v4gGR39ZWDZ"],"keywords":[],"search_terms":["mhrd","sponsored","research","project","entitled","synthesis","reduced","order","modeling","interconnects","deep","sub","micron","custom","integrated","circuits","fpgas","2004","2009","principal investigator"],"title":"MHRD sponsored research project entitled- Synthesis and Reduced Order Modeling of Interconnects for Deep Sub-micron Custom Integrated Circuits and FPGAs 2004-2009","year":2004}