@inproceedings{DBLP:conf/vlsid/RaghunathanRSE02,
  author    = {Vijay Raghunathan and
               Anand Raghunathan and
               Mani B. Srivastava and
               Milos D. Ercegovac},
  title     = {High-Level Synthesis with {SIMD} Units},
  booktitle = {Proceedings of the {ASPDAC} 2002 / {VLSI} Design 2002, CD-ROM, 7-11
               January 2002, Bangalore, India},
  pages     = {407--413},
  year      = {2002},
  crossref  = {DBLP:conf/vlsid/2002},
  url       = {https://doi.org/10.1109/ASPDAC.2002.994955},
  doi       = {10.1109/ASPDAC.2002.994955},
  timestamp = {Tue, 23 May 2017 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/bib/conf/vlsid/RaghunathanRSE02},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

{"_id":"NhxDCLXLy4Qi3Fs6j","bibbaseid":"raghunathan-raghunathan-srivastava-ercegovac-highlevelsynthesiswithsimdunits-2002","downloads":0,"creationDate":"2018-06-20T07:11:31.742Z","title":"High-Level Synthesis with SIMD Units","author_short":["Raghunathan, V.","Raghunathan, A.","Srivastava, M. B.","Ercegovac, M. D."],"year":2002,"bibtype":"inproceedings","biburl":"https://dblp.org/pid/74/3747.bib","bibdata":{"bibtype":"inproceedings","type":"inproceedings","author":[{"firstnames":["Vijay"],"propositions":[],"lastnames":["Raghunathan"],"suffixes":[]},{"firstnames":["Anand"],"propositions":[],"lastnames":["Raghunathan"],"suffixes":[]},{"firstnames":["Mani","B."],"propositions":[],"lastnames":["Srivastava"],"suffixes":[]},{"firstnames":["Milos","D."],"propositions":[],"lastnames":["Ercegovac"],"suffixes":[]}],"title":"High-Level Synthesis with SIMD Units","booktitle":"Proceedings of the ASPDAC 2002 / VLSI Design 2002, CD-ROM, 7-11 January 2002, Bangalore, India","pages":"407–413","year":"2002","crossref":"DBLP:conf/vlsid/2002","url":"https://doi.org/10.1109/ASPDAC.2002.994955","doi":"10.1109/ASPDAC.2002.994955","timestamp":"Tue, 23 May 2017 01:00:00 +0200","biburl":"https://dblp.org/rec/bib/conf/vlsid/RaghunathanRSE02","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@inproceedings{DBLP:conf/vlsid/RaghunathanRSE02,\n author = {Vijay Raghunathan and\n Anand Raghunathan and\n Mani B. Srivastava and\n Milos D. Ercegovac},\n title = {High-Level Synthesis with {SIMD} Units},\n booktitle = {Proceedings of the {ASPDAC} 2002 / {VLSI} Design 2002, CD-ROM, 7-11\n January 2002, Bangalore, India},\n pages = {407--413},\n year = {2002},\n crossref = {DBLP:conf/vlsid/2002},\n url = {https://doi.org/10.1109/ASPDAC.2002.994955},\n doi = {10.1109/ASPDAC.2002.994955},\n timestamp = {Tue, 23 May 2017 01:00:00 +0200},\n biburl = {https://dblp.org/rec/bib/conf/vlsid/RaghunathanRSE02},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Raghunathan, V.","Raghunathan, A.","Srivastava, M. B.","Ercegovac, M. D."],"key":"DBLP:conf/vlsid/RaghunathanRSE02","id":"DBLP:conf/vlsid/RaghunathanRSE02","bibbaseid":"raghunathan-raghunathan-srivastava-ercegovac-highlevelsynthesiswithsimdunits-2002","role":"author","urls":{"Paper":"https://doi.org/10.1109/ASPDAC.2002.994955"},"downloads":0},"search_terms":["high","level","synthesis","simd","units","raghunathan","raghunathan","srivastava","ercegovac"],"keywords":[],"authorIDs":[],"dataSources":["QATSsZPCAGgNRpLA3"]}