18Gbps, 50mW reconfigurable multi-mode SHA Hashing accelerator in 45nm CMOS. Ramanarayanan, R., Mathew, S., Sheikh, F., Srinivasan, S., Agarwal, A., Hsu, S., Kaul, H., Anders, M., Erraguntla, V., & Krishnamurthy, R. In 2010 Proceedings of ESSCIRC, pages 210–213, September, 2010. doi abstract bibtex A multi-mode Secure Hashing Algorithm (SHA) accelerator is fabricated in 45nm CMOS and occupies 0.0625mm2 with 18Gbps throughput and total power consumption of 50mW. The reconfigurable hardware accelerator computes SHA-1/224/256/384/512 message-digest using unified SHA bit-slices and configurable compression circuits resulting in 40% area reduction and \textless;3% performance overhead for reconfiguration with 23Gbps peak throughput in SHA-224/256 modes. SHA frequency ranges from 21MHz-1.8GHz across 320mV-1.35V supply voltage range.
@inproceedings{ramanarayanan_18gbps_2010,
title = {18Gbps, 50mW reconfigurable multi-mode {SHA} {Hashing} accelerator in 45nm {CMOS}},
doi = {10.1109/ESSCIRC.2010.5619892},
abstract = {A multi-mode Secure Hashing Algorithm (SHA) accelerator is fabricated in 45nm CMOS and occupies 0.0625mm2 with 18Gbps throughput and total power consumption of 50mW. The reconfigurable hardware accelerator computes SHA-1/224/256/384/512 message-digest using unified SHA bit-slices and configurable compression circuits resulting in 40\% area reduction and {\textless};3\% performance overhead for reconfiguration with 23Gbps peak throughput in SHA-224/256 modes. SHA frequency ranges from 21MHz-1.8GHz across 320mV-1.35V supply voltage range.},
booktitle = {2010 {Proceedings} of {ESSCIRC}},
author = {Ramanarayanan, R. and Mathew, S. and Sheikh, F. and Srinivasan, S. and Agarwal, A. and Hsu, S. and Kaul, H. and Anders, M. and Erraguntla, V. and Krishnamurthy, R.},
month = sep,
year = {2010},
pages = {210--213}
}
Downloads: 0
{"_id":"NFwKryRAyJepLeYNi","bibbaseid":"ramanarayanan-mathew-sheikh-srinivasan-agarwal-hsu-kaul-anders-etal-18gbps50mwreconfigurablemultimodeshahashingacceleratorin45nmcmos-2010","authorIDs":[],"author_short":["Ramanarayanan, R.","Mathew, S.","Sheikh, F.","Srinivasan, S.","Agarwal, A.","Hsu, S.","Kaul, H.","Anders, M.","Erraguntla, V.","Krishnamurthy, R."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","title":"18Gbps, 50mW reconfigurable multi-mode SHA Hashing accelerator in 45nm CMOS","doi":"10.1109/ESSCIRC.2010.5619892","abstract":"A multi-mode Secure Hashing Algorithm (SHA) accelerator is fabricated in 45nm CMOS and occupies 0.0625mm2 with 18Gbps throughput and total power consumption of 50mW. The reconfigurable hardware accelerator computes SHA-1/224/256/384/512 message-digest using unified SHA bit-slices and configurable compression circuits resulting in 40% area reduction and \\textless;3% performance overhead for reconfiguration with 23Gbps peak throughput in SHA-224/256 modes. SHA frequency ranges from 21MHz-1.8GHz across 320mV-1.35V supply voltage range.","booktitle":"2010 Proceedings of ESSCIRC","author":[{"propositions":[],"lastnames":["Ramanarayanan"],"firstnames":["R."],"suffixes":[]},{"propositions":[],"lastnames":["Mathew"],"firstnames":["S."],"suffixes":[]},{"propositions":[],"lastnames":["Sheikh"],"firstnames":["F."],"suffixes":[]},{"propositions":[],"lastnames":["Srinivasan"],"firstnames":["S."],"suffixes":[]},{"propositions":[],"lastnames":["Agarwal"],"firstnames":["A."],"suffixes":[]},{"propositions":[],"lastnames":["Hsu"],"firstnames":["S."],"suffixes":[]},{"propositions":[],"lastnames":["Kaul"],"firstnames":["H."],"suffixes":[]},{"propositions":[],"lastnames":["Anders"],"firstnames":["M."],"suffixes":[]},{"propositions":[],"lastnames":["Erraguntla"],"firstnames":["V."],"suffixes":[]},{"propositions":[],"lastnames":["Krishnamurthy"],"firstnames":["R."],"suffixes":[]}],"month":"September","year":"2010","pages":"210–213","bibtex":"@inproceedings{ramanarayanan_18gbps_2010,\n\ttitle = {18Gbps, 50mW reconfigurable multi-mode {SHA} {Hashing} accelerator in 45nm {CMOS}},\n\tdoi = {10.1109/ESSCIRC.2010.5619892},\n\tabstract = {A multi-mode Secure Hashing Algorithm (SHA) accelerator is fabricated in 45nm CMOS and occupies 0.0625mm2 with 18Gbps throughput and total power consumption of 50mW. The reconfigurable hardware accelerator computes SHA-1/224/256/384/512 message-digest using unified SHA bit-slices and configurable compression circuits resulting in 40\\% area reduction and {\\textless};3\\% performance overhead for reconfiguration with 23Gbps peak throughput in SHA-224/256 modes. SHA frequency ranges from 21MHz-1.8GHz across 320mV-1.35V supply voltage range.},\n\tbooktitle = {2010 {Proceedings} of {ESSCIRC}},\n\tauthor = {Ramanarayanan, R. and Mathew, S. and Sheikh, F. and Srinivasan, S. and Agarwal, A. and Hsu, S. and Kaul, H. and Anders, M. and Erraguntla, V. and Krishnamurthy, R.},\n\tmonth = sep,\n\tyear = {2010},\n\tpages = {210--213}\n}\n\n","author_short":["Ramanarayanan, R.","Mathew, S.","Sheikh, F.","Srinivasan, S.","Agarwal, A.","Hsu, S.","Kaul, H.","Anders, M.","Erraguntla, V.","Krishnamurthy, R."],"key":"ramanarayanan_18gbps_2010","id":"ramanarayanan_18gbps_2010","bibbaseid":"ramanarayanan-mathew-sheikh-srinivasan-agarwal-hsu-kaul-anders-etal-18gbps50mwreconfigurablemultimodeshahashingacceleratorin45nmcmos-2010","role":"author","urls":{},"downloads":0},"bibtype":"inproceedings","biburl":"https://bibbase.org/zotero/ky25","creationDate":"2019-05-11T17:47:04.453Z","downloads":0,"keywords":[],"search_terms":["18gbps","50mw","reconfigurable","multi","mode","sha","hashing","accelerator","45nm","cmos","ramanarayanan","mathew","sheikh","srinivasan","agarwal","hsu","kaul","anders","erraguntla","krishnamurthy"],"title":"18Gbps, 50mW reconfigurable multi-mode SHA Hashing accelerator in 45nm CMOS","year":2010,"dataSources":["XxiQtwZYfozhQmvGR"]}