@article{DBLP:journals/tcad/Rangel-PatinoRV19,
  author    = {Francisco E. Rangel{-}Patino and
               Jos{\'{e}} Ernesto Rayas{-}S{\'{a}}nchez and
               Andres Viveros{-}Wacher and
               Jos{\'{e}} Luis Chavez{-}Hurtado and
               Edgar{-}Andrei Vega{-}Ochoa and
               Nagib Hakim},
  title     = {Post-Silicon Receiver Equalization Metamodeling by Artificial Neural
               Networks},
  journal   = {{IEEE} Trans. Comput. Aided Des. Integr. Circuits Syst.},
  volume    = {38},
  number    = {4},
  pages     = {733--740},
  year      = {2019},
  url       = {https://doi.org/10.1109/TCAD.2018.2834403},
  doi       = {10.1109/TCAD.2018.2834403},
  timestamp = {Thu, 24 Sep 2020 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/journals/tcad/Rangel-PatinoRV19.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

{"_id":"wJdiwajH4NrJnxpk7","bibbaseid":"rangelpatino-rayassnchez-viveroswacher-chavezhurtado-vegaochoa-hakim-postsiliconreceiverequalizationmetamodelingbyartificialneuralnetworks-2019","authorIDs":[],"author_short":["Rangel-Patino, F. E.","Rayas-Sánchez, J. E.","Viveros-Wacher, A.","Chavez-Hurtado, J. L.","Vega-Ochoa, E.","Hakim, N."],"bibdata":{"bibtype":"article","type":"article","author":[{"firstnames":["Francisco","E."],"propositions":[],"lastnames":["Rangel-Patino"],"suffixes":[]},{"firstnames":["José","Ernesto"],"propositions":[],"lastnames":["Rayas-Sánchez"],"suffixes":[]},{"firstnames":["Andres"],"propositions":[],"lastnames":["Viveros-Wacher"],"suffixes":[]},{"firstnames":["José","Luis"],"propositions":[],"lastnames":["Chavez-Hurtado"],"suffixes":[]},{"firstnames":["Edgar-Andrei"],"propositions":[],"lastnames":["Vega-Ochoa"],"suffixes":[]},{"firstnames":["Nagib"],"propositions":[],"lastnames":["Hakim"],"suffixes":[]}],"title":"Post-Silicon Receiver Equalization Metamodeling by Artificial Neural Networks","journal":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.","volume":"38","number":"4","pages":"733–740","year":"2019","url":"https://doi.org/10.1109/TCAD.2018.2834403","doi":"10.1109/TCAD.2018.2834403","timestamp":"Thu, 24 Sep 2020 01:00:00 +0200","biburl":"https://dblp.org/rec/journals/tcad/Rangel-PatinoRV19.bib","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@article{DBLP:journals/tcad/Rangel-PatinoRV19,\n author = {Francisco E. Rangel{-}Patino and\n Jos{\\'{e}} Ernesto Rayas{-}S{\\'{a}}nchez and\n Andres Viveros{-}Wacher and\n Jos{\\'{e}} Luis Chavez{-}Hurtado and\n Edgar{-}Andrei Vega{-}Ochoa and\n Nagib Hakim},\n title = {Post-Silicon Receiver Equalization Metamodeling by Artificial Neural\n Networks},\n journal = {{IEEE} Trans. Comput. Aided Des. Integr. Circuits Syst.},\n volume = {38},\n number = {4},\n pages = {733--740},\n year = {2019},\n url = {https://doi.org/10.1109/TCAD.2018.2834403},\n doi = {10.1109/TCAD.2018.2834403},\n timestamp = {Thu, 24 Sep 2020 01:00:00 +0200},\n biburl = {https://dblp.org/rec/journals/tcad/Rangel-PatinoRV19.bib},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Rangel-Patino, F. E.","Rayas-Sánchez, J. E.","Viveros-Wacher, A.","Chavez-Hurtado, J. L.","Vega-Ochoa, E.","Hakim, N."],"key":"DBLP:journals/tcad/Rangel-PatinoRV19","id":"DBLP:journals/tcad/Rangel-PatinoRV19","bibbaseid":"rangelpatino-rayassnchez-viveroswacher-chavezhurtado-vegaochoa-hakim-postsiliconreceiverequalizationmetamodelingbyartificialneuralnetworks-2019","role":"author","urls":{"Paper":"https://doi.org/10.1109/TCAD.2018.2834403"},"metadata":{"authorlinks":{}}},"bibtype":"article","biburl":"https://dblp.org/pid/145/9074.bib","creationDate":"2020-09-24T15:30:18.430Z","downloads":0,"keywords":[],"search_terms":["post","silicon","receiver","equalization","metamodeling","artificial","neural","networks","rangel-patino","rayas-sánchez","viveros-wacher","chavez-hurtado","vega-ochoa","hakim"],"title":"Post-Silicon Receiver Equalization Metamodeling by Artificial Neural Networks","year":2019,"dataSources":["jY3Qd7SvX7QP2zSXh","vLoDLMfxkuP7Wnuxo"]}