Design and implementation of the discrete wavelet transform on an FPGA platform to process data sets of up to three dimensions. Rivera-Juarico, E., A., Ramirez-Cortes, J., M., Alarcon-Aquino, V., & Escamilla-Ambrosio, J. In CONIELECOMP 2012, 22nd International Conference on Electrical Communications and Computers, pages 333-338, 2, 2012. IEEE. ![Design and implementation of the discrete wavelet transform on an FPGA platform to process data sets of up to three dimensions [link]](https://bibbase.org/img/filetypes/link.svg "link")
Website doi abstract bibtex The aim of this work is the design and implementation of a DWT architecture FPGA-based platform for up to three dimensional signal processing. First, filter banks are designed using a distributed arithmetic technique. Then, we design controllers, interfaces and protocols that handle, transmit and sequence all the data during the computing process. Data is sent via USB to the FPGA and the user interface is programmed in MATLAB. A graphical user interface manages the system operation and displays the results on a PC. Designed filters are compared with a fully parallel architecture in relation to the number of gates used, speed, and algorithm performance. © 2012 IEEE.
@inproceedings{
title = {Design and implementation of the discrete wavelet transform on an FPGA platform to process data sets of up to three dimensions},
type = {inproceedings},
year = {2012},
keywords = {Daubechies,Distributed Arithmetic,Filter Design},
pages = {333-338},
websites = {http://ieeexplore.ieee.org/document/6189934/},
month = {2},
publisher = {IEEE},
id = {aadb90d2-efdb-32f2-9c5d-4c345dffde3a},
created = {2022-08-29T17:42:55.059Z},
file_attached = {false},
profile_id = {940dd160-7d67-3a5f-b9f8-935da0571367},
group_id = {92fccab2-8d44-33bc-b301-7b94bb18523c},
last_modified = {2022-08-29T17:42:55.059Z},
read = {false},
starred = {false},
authored = {false},
confirmed = {true},
hidden = {false},
private_publication = {false},
abstract = {The aim of this work is the design and implementation of a DWT architecture FPGA-based platform for up to three dimensional signal processing. First, filter banks are designed using a distributed arithmetic technique. Then, we design controllers, interfaces and protocols that handle, transmit and sequence all the data during the computing process. Data is sent via USB to the FPGA and the user interface is programmed in MATLAB. A graphical user interface manages the system operation and displays the results on a PC. Designed filters are compared with a fully parallel architecture in relation to the number of gates used, speed, and algorithm performance. © 2012 IEEE.},
bibtype = {inproceedings},
author = {Rivera-Juarico, E. A. and Ramirez-Cortes, J. M. and Alarcon-Aquino, V. and Escamilla-Ambrosio, J.},
doi = {10.1109/CONIELECOMP.2012.6189934},
booktitle = {CONIELECOMP 2012, 22nd International Conference on Electrical Communications and Computers}
}
Downloads: 0
{"_id":"RdxPY3DSRQL3u65wv","bibbaseid":"riverajuarico-ramirezcortes-alarconaquino-escamillaambrosio-designandimplementationofthediscretewavelettransformonanfpgaplatformtoprocessdatasetsofuptothreedimensions-2012","downloads":0,"creationDate":"2018-11-17T03:31:49.556Z","title":"Design and implementation of the discrete wavelet transform on an FPGA platform to process data sets of up to three dimensions","author_short":["Rivera-Juarico, E., A.","Ramirez-Cortes, J., M.","Alarcon-Aquino, V.","Escamilla-Ambrosio, J."],"year":2012,"bibtype":"inproceedings","biburl":"https://bibbase.org/service/mendeley/940dd160-7d67-3a5f-b9f8-935da0571367","bibdata":{"title":"Design and implementation of the discrete wavelet transform on an FPGA platform to process data sets of up to three dimensions","type":"inproceedings","year":"2012","keywords":"Daubechies,Distributed Arithmetic,Filter Design","pages":"333-338","websites":"http://ieeexplore.ieee.org/document/6189934/","month":"2","publisher":"IEEE","id":"aadb90d2-efdb-32f2-9c5d-4c345dffde3a","created":"2022-08-29T17:42:55.059Z","file_attached":false,"profile_id":"940dd160-7d67-3a5f-b9f8-935da0571367","group_id":"92fccab2-8d44-33bc-b301-7b94bb18523c","last_modified":"2022-08-29T17:42:55.059Z","read":false,"starred":false,"authored":false,"confirmed":"true","hidden":false,"private_publication":false,"abstract":"The aim of this work is the design and implementation of a DWT architecture FPGA-based platform for up to three dimensional signal processing. First, filter banks are designed using a distributed arithmetic technique. Then, we design controllers, interfaces and protocols that handle, transmit and sequence all the data during the computing process. Data is sent via USB to the FPGA and the user interface is programmed in MATLAB. A graphical user interface manages the system operation and displays the results on a PC. Designed filters are compared with a fully parallel architecture in relation to the number of gates used, speed, and algorithm performance. © 2012 IEEE.","bibtype":"inproceedings","author":"Rivera-Juarico, E. A. and Ramirez-Cortes, J. M. and Alarcon-Aquino, V. and Escamilla-Ambrosio, J.","doi":"10.1109/CONIELECOMP.2012.6189934","booktitle":"CONIELECOMP 2012, 22nd International Conference on Electrical Communications and Computers","bibtex":"@inproceedings{\n title = {Design and implementation of the discrete wavelet transform on an FPGA platform to process data sets of up to three dimensions},\n type = {inproceedings},\n year = {2012},\n keywords = {Daubechies,Distributed Arithmetic,Filter Design},\n pages = {333-338},\n websites = {http://ieeexplore.ieee.org/document/6189934/},\n month = {2},\n publisher = {IEEE},\n id = {aadb90d2-efdb-32f2-9c5d-4c345dffde3a},\n created = {2022-08-29T17:42:55.059Z},\n file_attached = {false},\n profile_id = {940dd160-7d67-3a5f-b9f8-935da0571367},\n group_id = {92fccab2-8d44-33bc-b301-7b94bb18523c},\n last_modified = {2022-08-29T17:42:55.059Z},\n read = {false},\n starred = {false},\n authored = {false},\n confirmed = {true},\n hidden = {false},\n private_publication = {false},\n abstract = {The aim of this work is the design and implementation of a DWT architecture FPGA-based platform for up to three dimensional signal processing. First, filter banks are designed using a distributed arithmetic technique. Then, we design controllers, interfaces and protocols that handle, transmit and sequence all the data during the computing process. Data is sent via USB to the FPGA and the user interface is programmed in MATLAB. A graphical user interface manages the system operation and displays the results on a PC. Designed filters are compared with a fully parallel architecture in relation to the number of gates used, speed, and algorithm performance. © 2012 IEEE.},\n bibtype = {inproceedings},\n author = {Rivera-Juarico, E. A. and Ramirez-Cortes, J. M. and Alarcon-Aquino, V. and Escamilla-Ambrosio, J.},\n doi = {10.1109/CONIELECOMP.2012.6189934},\n booktitle = {CONIELECOMP 2012, 22nd International Conference on Electrical Communications and Computers}\n}","author_short":["Rivera-Juarico, E., A.","Ramirez-Cortes, J., M.","Alarcon-Aquino, V.","Escamilla-Ambrosio, J."],"urls":{"Website":"http://ieeexplore.ieee.org/document/6189934/"},"biburl":"https://bibbase.org/service/mendeley/940dd160-7d67-3a5f-b9f8-935da0571367","bibbaseid":"riverajuarico-ramirezcortes-alarconaquino-escamillaambrosio-designandimplementationofthediscretewavelettransformonanfpgaplatformtoprocessdatasetsofuptothreedimensions-2012","role":"author","keyword":["Daubechies","Distributed Arithmetic","Filter Design"],"metadata":{"authorlinks":{}},"downloads":0},"search_terms":["design","implementation","discrete","wavelet","transform","fpga","platform","process","data","sets","three","dimensions","rivera-juarico","ramirez-cortes","alarcon-aquino","escamilla-ambrosio"],"keywords":["daubechies","distributed arithmetic","filter design"],"authorIDs":[],"dataSources":["uTykyhFv6T7J2dX6z","ya2CyA73rpZseyrZ8","nyWSrx2yzJEsoe49A","2252seNhipfTmjEBQ"]}