Improving VLSI design processes using Hierarchical concurrent flow graph approach. Sahula, V. & Ravikumar, C., P. In 4th IEEE VLSI Design and Test Workshops, 2000. bibtex @inproceedings{
title = {Improving VLSI design processes using Hierarchical concurrent flow graph approach},
type = {inproceedings},
year = {2000},
id = {ab597142-9237-3143-8a8a-bf77da8bdc90},
created = {2014-04-17T21:17:22.000Z},
file_attached = {false},
profile_id = {03d2ca17-6bde-3cfe-95de-fcbe4f21507b},
last_modified = {2017-03-14T01:22:09.162Z},
read = {false},
starred = {false},
authored = {true},
confirmed = {true},
hidden = {false},
citation_key = {ravikumar2000improving},
source_type = {inproceedings},
private_publication = {false},
bibtype = {inproceedings},
author = {Sahula, V and Ravikumar, C P},
booktitle = {4th IEEE VLSI Design and Test Workshops}
}
Downloads: 0
{"_id":"T7YwuBKEyDeJNPMw7","bibbaseid":"sahula-ravikumar-improvingvlsidesignprocessesusinghierarchicalconcurrentflowgraphapproach-2000","author_short":["Sahula, V.","Ravikumar, C., P."],"bibdata":{"title":"Improving VLSI design processes using Hierarchical concurrent flow graph approach","type":"inproceedings","year":"2000","id":"ab597142-9237-3143-8a8a-bf77da8bdc90","created":"2014-04-17T21:17:22.000Z","file_attached":false,"profile_id":"03d2ca17-6bde-3cfe-95de-fcbe4f21507b","last_modified":"2017-03-14T01:22:09.162Z","read":false,"starred":false,"authored":"true","confirmed":"true","hidden":false,"citation_key":"ravikumar2000improving","source_type":"inproceedings","private_publication":false,"bibtype":"inproceedings","author":"Sahula, V and Ravikumar, C P","booktitle":"4th IEEE VLSI Design and Test Workshops","bibtex":"@inproceedings{\n title = {Improving VLSI design processes using Hierarchical concurrent flow graph approach},\n type = {inproceedings},\n year = {2000},\n id = {ab597142-9237-3143-8a8a-bf77da8bdc90},\n created = {2014-04-17T21:17:22.000Z},\n file_attached = {false},\n profile_id = {03d2ca17-6bde-3cfe-95de-fcbe4f21507b},\n last_modified = {2017-03-14T01:22:09.162Z},\n read = {false},\n starred = {false},\n authored = {true},\n confirmed = {true},\n hidden = {false},\n citation_key = {ravikumar2000improving},\n source_type = {inproceedings},\n private_publication = {false},\n bibtype = {inproceedings},\n author = {Sahula, V and Ravikumar, C P},\n booktitle = {4th IEEE VLSI Design and Test Workshops}\n}","author_short":["Sahula, V.","Ravikumar, C., P."],"biburl":"https://bibbase.org/service/mendeley/03d2ca17-6bde-3cfe-95de-fcbe4f21507b","bibbaseid":"sahula-ravikumar-improvingvlsidesignprocessesusinghierarchicalconcurrentflowgraphapproach-2000","role":"author","urls":{},"metadata":{"authorlinks":{}}},"bibtype":"inproceedings","biburl":"https://bibbase.org/service/mendeley/03d2ca17-6bde-3cfe-95de-fcbe4f21507b","dataSources":["FzvqmGdTCZ7Dbyn6A","ya2CyA73rpZseyrZ8"],"keywords":[],"search_terms":["improving","vlsi","design","processes","using","hierarchical","concurrent","flow","graph","approach","sahula","ravikumar"],"title":"Improving VLSI design processes using Hierarchical concurrent flow graph approach","year":2000}