@article{salcic_noc-hmp:_2017,
	title = {Noc-{HMP}: {A} {Heterogeneous} {Multicore} {Processor} for {Embedded} {Systems} {Designed} in {SystemJ}},
	volume = {22},
	issn = {1084-4309},
	shorttitle = {Noc-{HMP}},
	url = {http://doi.acm.org/10.1145/3073416},
	doi = {10.1145/3073416},
	abstract = {Scalability and performance in multicore processors for embedded and real-time systems usually don't go well each with the other. Networks on Chip (NoCs) provide scalable execution platforms suitable for such kind of embedded systems. This article presents a NoC-based Heterogeneous Multi-Processor system, called NoC-HMP, which is a scalable platform for embedded systems developed in the GALS language SystemJ. NoC-HMP uses a time-predictable TDMA-MIN NoC to guarantee latencies and communication time between the two types of time-predictable cores and can be customized for a specific performance goal through the execution strategy and scheduling of SystemJ program deployed across multiple cores. Examples of different execution strategies are introduced, explored and analyzed via measurements. The number of used cores can be minimized to achieve the target performance of the application. TDMA-MIN allows easy extensions of NoC-HMP with other cores or IP blocks. Experiments show a significant improvement of performance over a single core system and demonstrate how the addition of cores affects the performance of the designed system.},
	number = {4},
	urldate = {2018-09-02},
	journal = {ACM Trans. Des. Autom. Electron. Syst.},
	author = {Salcic, Zoran and Park, Heejong and Teich, Jürgen and Malik, Avinash and Nadeem, Muhammad},
	month = jun,
	year = {2017},
	keywords = {GALS, MCSoC, Systemj, TDMA-MIN, multicore, network-on-chip},
	pages = {73:1--73:25},
}

{"_id":"2oy3TS7CS3b7eA7PY","bibbaseid":"salcic-park-teich-malik-nadeem-nochmpaheterogeneousmulticoreprocessorforembeddedsystemsdesignedinsystemj-2017","author_short":["Salcic, Z.","Park, H.","Teich, J.","Malik, A.","Nadeem, M."],"bibdata":{"bibtype":"article","type":"article","title":"Noc-HMP: A Heterogeneous Multicore Processor for Embedded Systems Designed in SystemJ","volume":"22","issn":"1084-4309","shorttitle":"Noc-HMP","url":"http://doi.acm.org/10.1145/3073416","doi":"10.1145/3073416","abstract":"Scalability and performance in multicore processors for embedded and real-time systems usually don't go well each with the other. Networks on Chip (NoCs) provide scalable execution platforms suitable for such kind of embedded systems. This article presents a NoC-based Heterogeneous Multi-Processor system, called NoC-HMP, which is a scalable platform for embedded systems developed in the GALS language SystemJ. NoC-HMP uses a time-predictable TDMA-MIN NoC to guarantee latencies and communication time between the two types of time-predictable cores and can be customized for a specific performance goal through the execution strategy and scheduling of SystemJ program deployed across multiple cores. Examples of different execution strategies are introduced, explored and analyzed via measurements. The number of used cores can be minimized to achieve the target performance of the application. TDMA-MIN allows easy extensions of NoC-HMP with other cores or IP blocks. Experiments show a significant improvement of performance over a single core system and demonstrate how the addition of cores affects the performance of the designed system.","number":"4","urldate":"2018-09-02","journal":"ACM Trans. Des. Autom. Electron. Syst.","author":[{"propositions":[],"lastnames":["Salcic"],"firstnames":["Zoran"],"suffixes":[]},{"propositions":[],"lastnames":["Park"],"firstnames":["Heejong"],"suffixes":[]},{"propositions":[],"lastnames":["Teich"],"firstnames":["Jürgen"],"suffixes":[]},{"propositions":[],"lastnames":["Malik"],"firstnames":["Avinash"],"suffixes":[]},{"propositions":[],"lastnames":["Nadeem"],"firstnames":["Muhammad"],"suffixes":[]}],"month":"June","year":"2017","keywords":"GALS, MCSoC, Systemj, TDMA-MIN, multicore, network-on-chip","pages":"73:1–73:25","bibtex":"@article{salcic_noc-hmp:_2017,\n\ttitle = {Noc-{HMP}: {A} {Heterogeneous} {Multicore} {Processor} for {Embedded} {Systems} {Designed} in {SystemJ}},\n\tvolume = {22},\n\tissn = {1084-4309},\n\tshorttitle = {Noc-{HMP}},\n\turl = {http://doi.acm.org/10.1145/3073416},\n\tdoi = {10.1145/3073416},\n\tabstract = {Scalability and performance in multicore processors for embedded and real-time systems usually don't go well each with the other. Networks on Chip (NoCs) provide scalable execution platforms suitable for such kind of embedded systems. This article presents a NoC-based Heterogeneous Multi-Processor system, called NoC-HMP, which is a scalable platform for embedded systems developed in the GALS language SystemJ. NoC-HMP uses a time-predictable TDMA-MIN NoC to guarantee latencies and communication time between the two types of time-predictable cores and can be customized for a specific performance goal through the execution strategy and scheduling of SystemJ program deployed across multiple cores. Examples of different execution strategies are introduced, explored and analyzed via measurements. The number of used cores can be minimized to achieve the target performance of the application. TDMA-MIN allows easy extensions of NoC-HMP with other cores or IP blocks. Experiments show a significant improvement of performance over a single core system and demonstrate how the addition of cores affects the performance of the designed system.},\n\tnumber = {4},\n\turldate = {2018-09-02},\n\tjournal = {ACM Trans. Des. Autom. Electron. Syst.},\n\tauthor = {Salcic, Zoran and Park, Heejong and Teich, Jürgen and Malik, Avinash and Nadeem, Muhammad},\n\tmonth = jun,\n\tyear = {2017},\n\tkeywords = {GALS, MCSoC, Systemj, TDMA-MIN, multicore, network-on-chip},\n\tpages = {73:1--73:25},\n}\n\n","author_short":["Salcic, Z.","Park, H.","Teich, J.","Malik, A.","Nadeem, M."],"key":"salcic_noc-hmp:_2017","id":"salcic_noc-hmp:_2017","bibbaseid":"salcic-park-teich-malik-nadeem-nochmpaheterogeneousmulticoreprocessorforembeddedsystemsdesignedinsystemj-2017","role":"author","urls":{"Paper":"http://doi.acm.org/10.1145/3073416"},"keyword":["GALS","MCSoC","Systemj","TDMA-MIN","multicore","network-on-chip"],"metadata":{"authorlinks":{}},"downloads":0,"html":""},"bibtype":"article","biburl":"https://bibbase.org/zotero/bxt101","dataSources":["Wsv2bQ4jPuc7qme8R"],"keywords":["gals","mcsoc","systemj","tdma-min","multicore","network-on-chip"],"search_terms":["noc","hmp","heterogeneous","multicore","processor","embedded","systems","designed","systemj","salcic","park","teich","malik","nadeem"],"title":"Noc-HMP: A Heterogeneous Multicore Processor for Embedded Systems Designed in SystemJ","year":2017}