System Level Design & Verification: A Case Study of MPEG-2 Video Decoder. Samariya, S. & Sahula, V. In IE National Seminar on Advanced Electronic Systems- Modeling & Simulation (Verification), 2008.
bibtex   
@inproceedings{
 title = {System Level Design & Verification: A Case Study of MPEG-2 Video Decoder},
 type = {inproceedings},
 year = {2008},
 id = {fdeb2c3c-b150-3a3e-92d0-ae648009fb0e},
 created = {2014-04-17T21:17:22.000Z},
 file_attached = {false},
 profile_id = {03d2ca17-6bde-3cfe-95de-fcbe4f21507b},
 last_modified = {2017-03-14T01:22:09.162Z},
 read = {false},
 starred = {false},
 authored = {true},
 confirmed = {true},
 hidden = {false},
 citation_key = {samaria2008aes},
 source_type = {inproceedings},
 private_publication = {false},
 bibtype = {inproceedings},
 author = {Samariya, S and Sahula, V},
 booktitle = {IE National Seminar on Advanced Electronic Systems- Modeling & Simulation (Verification)}
}

Downloads: 0