@inproceedings{conf/iiswc/ShankarLP19,
  added-at = {2020-03-23T00:00:00.000+0100},
  author = {Shankar, Dipti and Lu, Xiaoyi and Panda, Dhabaleswar K. D. K.},
  biburl = {https://www.bibsonomy.org/bibtex/21fe2ee0c386a2946768b3f548a616ba9/dblp},
  booktitle = {IISWC},
  crossref = {conf/iiswc/2019},
  ee = {https://doi.org/10.1109/IISWC47752.2019.9042069},
  interhash = {c42b7b3b8a7db2b799ab87e04014e9b2},
  intrahash = {1fe2ee0c386a2946768b3f548a616ba9},
  isbn = {978-1-7281-4045-2},
  keywords = {dblp},
  pages = {178-188},
  publisher = {IEEE},
  timestamp = {2020-03-24T11:40:24.000+0100},
  title = {SimdHT-Bench: Characterizing SIMD-Aware Hash Table Designs on Emerging CPU Architectures.},
  url = {http://dblp.uni-trier.de/db/conf/iiswc/iiswc2019.html#ShankarLP19},
  year = 2019
}

{"_id":"QpwDFwkDDBCMKBwXp","bibbaseid":"shankar-lu-panda-simdhtbenchcharacterizingsimdawarehashtabledesignsonemergingcpuarchitectures-2019","authorIDs":["s92wFGN2xX3wf8GQu"],"author_short":["Shankar, D.","Lu, X.","Panda, D. K. D. K."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2020-03-23T00:00:00.000+0100","author":[{"propositions":[],"lastnames":["Shankar"],"firstnames":["Dipti"],"suffixes":[]},{"propositions":[],"lastnames":["Lu"],"firstnames":["Xiaoyi"],"suffixes":[]},{"propositions":[],"lastnames":["Panda"],"firstnames":["Dhabaleswar","K.","D.","K."],"suffixes":[]}],"biburl":"https://www.bibsonomy.org/bibtex/21fe2ee0c386a2946768b3f548a616ba9/dblp","booktitle":"IISWC","crossref":"conf/iiswc/2019","ee":"https://doi.org/10.1109/IISWC47752.2019.9042069","interhash":"c42b7b3b8a7db2b799ab87e04014e9b2","intrahash":"1fe2ee0c386a2946768b3f548a616ba9","isbn":"978-1-7281-4045-2","keywords":"dblp","pages":"178-188","publisher":"IEEE","timestamp":"2020-03-24T11:40:24.000+0100","title":"SimdHT-Bench: Characterizing SIMD-Aware Hash Table Designs on Emerging CPU Architectures.","url":"http://dblp.uni-trier.de/db/conf/iiswc/iiswc2019.html#ShankarLP19","year":"2019","bibtex":"@inproceedings{conf/iiswc/ShankarLP19,\n added-at = {2020-03-23T00:00:00.000+0100},\n author = {Shankar, Dipti and Lu, Xiaoyi and Panda, Dhabaleswar K. D. K.},\n biburl = {https://www.bibsonomy.org/bibtex/21fe2ee0c386a2946768b3f548a616ba9/dblp},\n booktitle = {IISWC},\n crossref = {conf/iiswc/2019},\n ee = {https://doi.org/10.1109/IISWC47752.2019.9042069},\n interhash = {c42b7b3b8a7db2b799ab87e04014e9b2},\n intrahash = {1fe2ee0c386a2946768b3f548a616ba9},\n isbn = {978-1-7281-4045-2},\n keywords = {dblp},\n pages = {178-188},\n publisher = {IEEE},\n timestamp = {2020-03-24T11:40:24.000+0100},\n title = {SimdHT-Bench: Characterizing SIMD-Aware Hash Table Designs on Emerging CPU Architectures.},\n url = {http://dblp.uni-trier.de/db/conf/iiswc/iiswc2019.html#ShankarLP19},\n year = 2019\n}\n\n","author_short":["Shankar, D.","Lu, X.","Panda, D. K. D. K."],"key":"conf/iiswc/ShankarLP19","id":"conf/iiswc/ShankarLP19","bibbaseid":"shankar-lu-panda-simdhtbenchcharacterizingsimdawarehashtabledesignsonemergingcpuarchitectures-2019","role":"author","urls":{"Link":"https://doi.org/10.1109/IISWC47752.2019.9042069","Paper":"http://dblp.uni-trier.de/db/conf/iiswc/iiswc2019.html#ShankarLP19"},"keyword":["dblp"],"metadata":{"authorlinks":{"lu, x":"https://bibbase.org/show?bib=http://www.bibsonomy.org/bib/author/Xiaoyi%20Lu?items=1000"}},"downloads":1},"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/Xiaoyi Lu?items=1000","creationDate":"2020-12-23T20:04:27.386Z","downloads":1,"keywords":["dblp"],"search_terms":["simdht","bench","characterizing","simd","aware","hash","table","designs","emerging","cpu","architectures","shankar","lu","panda"],"title":"SimdHT-Bench: Characterizing SIMD-Aware Hash Table Designs on Emerging CPU Architectures.","year":2019,"dataSources":["o2SyDwGmJNLEsYgbp"]}