Pre-Silicon NBTI Delay-Aware Modeling of Network-on-Chip Router Microarchitecture

Pre-Silicon NBTI Delay-Aware Modeling of Network-on-Chip Router Microarchitecture. Sharma, A., Gaur, M. S., Bhargava, L., Laxmi, V., & Gupta, M. Microprocess. Microsystems, 91:104526, 2022.

Paper doi bibtex

@article{DBLP:journals/mam/SharmaGBLG22,
  author       = {Ashish Sharma and
                  Manoj Singh Gaur and
                  Lava Bhargava and
                  Vijay Laxmi and
                  Manoj Gupta},
  title        = {Pre-Silicon {NBTI} Delay-Aware Modeling of Network-on-Chip Router
                  Microarchitecture},
  journal      = {Microprocess. Microsystems},
  volume       = {91},
  pages        = {104526},
  year         = {2022},
  url          = {https://doi.org/10.1016/j.micpro.2022.104526},
  doi          = {10.1016/J.MICPRO.2022.104526},
  timestamp    = {Mon, 26 Jun 2023 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/mam/SharmaGBLG22.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}

Downloads: 0

{"_id":"HGAFSrnBjhTRJ6ffg","bibbaseid":"sharma-gaur-bhargava-laxmi-gupta-presiliconnbtidelayawaremodelingofnetworkonchiproutermicroarchitecture-2022","author_short":["Sharma, A.","Gaur, M. S.","Bhargava, L.","Laxmi, V.","Gupta, M."],"bibdata":{"bibtype":"article","type":"article","author":[{"firstnames":["Ashish"],"propositions":[],"lastnames":["Sharma"],"suffixes":[]},{"firstnames":["Manoj","Singh"],"propositions":[],"lastnames":["Gaur"],"suffixes":[]},{"firstnames":["Lava"],"propositions":[],"lastnames":["Bhargava"],"suffixes":[]},{"firstnames":["Vijay"],"propositions":[],"lastnames":["Laxmi"],"suffixes":[]},{"firstnames":["Manoj"],"propositions":[],"lastnames":["Gupta"],"suffixes":[]}],"title":"Pre-Silicon NBTI Delay-Aware Modeling of Network-on-Chip Router Microarchitecture","journal":"Microprocess. Microsystems","volume":"91","pages":"104526","year":"2022","url":"https://doi.org/10.1016/j.micpro.2022.104526","doi":"10.1016/J.MICPRO.2022.104526","timestamp":"Mon, 26 Jun 2023 01:00:00 +0200","biburl":"https://dblp.org/rec/journals/mam/SharmaGBLG22.bib","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@article{DBLP:journals/mam/SharmaGBLG22,\n author = {Ashish Sharma and\n Manoj Singh Gaur and\n Lava Bhargava and\n Vijay Laxmi and\n Manoj Gupta},\n title = {Pre-Silicon {NBTI} Delay-Aware Modeling of Network-on-Chip Router\n Microarchitecture},\n journal = {Microprocess. Microsystems},\n volume = {91},\n pages = {104526},\n year = {2022},\n url = {https://doi.org/10.1016/j.micpro.2022.104526},\n doi = {10.1016/J.MICPRO.2022.104526},\n timestamp = {Mon, 26 Jun 2023 01:00:00 +0200},\n biburl = {https://dblp.org/rec/journals/mam/SharmaGBLG22.bib},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Sharma, A.","Gaur, M. S.","Bhargava, L.","Laxmi, V.","Gupta, M."],"key":"DBLP:journals/mam/SharmaGBLG22","id":"DBLP:journals/mam/SharmaGBLG22","bibbaseid":"sharma-gaur-bhargava-laxmi-gupta-presiliconnbtidelayawaremodelingofnetworkonchiproutermicroarchitecture-2022","role":"author","urls":{"Paper":"https://doi.org/10.1016/j.micpro.2022.104526"},"metadata":{"authorlinks":{}}},"bibtype":"article","biburl":"http://dblp.org/pers/tb2/g/Gaur:Manoj_Singh","dataSources":["dvnZAb5DbKvsvGk9M"],"keywords":[],"search_terms":["pre","silicon","nbti","delay","aware","modeling","network","chip","router","microarchitecture","sharma","gaur","bhargava","laxmi","gupta"],"title":"Pre-Silicon NBTI Delay-Aware Modeling of Network-on-Chip Router Microarchitecture","year":2022}