Reversible logic circuit synthesis. Shende, V. V.; Prasad, A. K.; Markov, I. L.; and Hayes, J. P. In Pileggi, L. T. and Kuehlmann, A., editors, ICCAD, pages 353-360, 2002. ACM / IEEE Computer Society.
Reversible logic circuit synthesis. [link]Link  Reversible logic circuit synthesis. [link]Paper  bibtex   
@inproceedings{conf/iccad/ShendePMH02,
  added-at = {2015-04-30T00:00:00.000+0200},
  author = {Shende, Vivek V. and Prasad, Aditya K. and Markov, Igor L. and Hayes, John P.},
  biburl = {http://www.bibsonomy.org/bibtex/242e0022fbaf39231db62bf44c4aa540b/dblp},
  booktitle = {ICCAD},
  crossref = {conf/iccad/2002},
  editor = {Pileggi, Lawrence T. and Kuehlmann, Andreas},
  ee = {http://doi.ieeecomputersociety.org/10.1109/ICCAD.2002.1167558},
  interhash = {fa77cfb65b8dea010c7d45f670804162},
  intrahash = {42e0022fbaf39231db62bf44c4aa540b},
  isbn = {0-7803-7607-2},
  keywords = {dblp},
  pages = {353-360},
  publisher = {ACM / IEEE Computer Society},
  timestamp = {2015-06-18T23:16:21.000+0200},
  title = {Reversible logic circuit synthesis.},
  url = {http://dblp.uni-trier.de/db/conf/iccad/iccad2002.html#ShendePMH02},
  year = 2002
}
Downloads: 0