@inproceedings{conf/iccad/ShendePMH02,
  added-at = {2015-04-30T00:00:00.000+0200},
  author = {Shende, Vivek V. and Prasad, Aditya K. and Markov, Igor L. and Hayes, John P.},
  biburl = {http://www.bibsonomy.org/bibtex/242e0022fbaf39231db62bf44c4aa540b/dblp},
  booktitle = {ICCAD},
  crossref = {conf/iccad/2002},
  editor = {Pileggi, Lawrence T. and Kuehlmann, Andreas},
  ee = {http://doi.ieeecomputersociety.org/10.1109/ICCAD.2002.1167558},
  interhash = {fa77cfb65b8dea010c7d45f670804162},
  intrahash = {42e0022fbaf39231db62bf44c4aa540b},
  isbn = {0-7803-7607-2},
  keywords = {dblp},
  pages = {353-360},
  publisher = {ACM / IEEE Computer Society},
  timestamp = {2015-06-18T23:16:21.000+0200},
  title = {Reversible logic circuit synthesis.},
  url = {http://dblp.uni-trier.de/db/conf/iccad/iccad2002.html#ShendePMH02},
  year = 2002
}

{"_id":"jZGJPpbhjXNpuJs8r","bibbaseid":"shende-prasad-markov-hayes-reversiblelogiccircuitsynthesis-2002","downloads":0,"creationDate":"2016-02-09T06:00:30.274Z","title":"Reversible logic circuit synthesis.","author_short":["Shende, V. V.","Prasad, A. K.","Markov, I. L.","Hayes, J. P."],"year":2002,"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/Vivek Krishnakumar?items=1000","bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2015-04-30T00:00:00.000+0200","author":[{"propositions":[],"lastnames":["Shende"],"firstnames":["Vivek","V."],"suffixes":[]},{"propositions":[],"lastnames":["Prasad"],"firstnames":["Aditya","K."],"suffixes":[]},{"propositions":[],"lastnames":["Markov"],"firstnames":["Igor","L."],"suffixes":[]},{"propositions":[],"lastnames":["Hayes"],"firstnames":["John","P."],"suffixes":[]}],"biburl":"http://www.bibsonomy.org/bibtex/242e0022fbaf39231db62bf44c4aa540b/dblp","booktitle":"ICCAD","crossref":"conf/iccad/2002","editor":[{"propositions":[],"lastnames":["Pileggi"],"firstnames":["Lawrence","T."],"suffixes":[]},{"propositions":[],"lastnames":["Kuehlmann"],"firstnames":["Andreas"],"suffixes":[]}],"ee":"http://doi.ieeecomputersociety.org/10.1109/ICCAD.2002.1167558","interhash":"fa77cfb65b8dea010c7d45f670804162","intrahash":"42e0022fbaf39231db62bf44c4aa540b","isbn":"0-7803-7607-2","keywords":"dblp","pages":"353-360","publisher":"ACM / IEEE Computer Society","timestamp":"2015-06-18T23:16:21.000+0200","title":"Reversible logic circuit synthesis.","url":"http://dblp.uni-trier.de/db/conf/iccad/iccad2002.html#ShendePMH02","year":"2002","bibtex":"@inproceedings{conf/iccad/ShendePMH02,\n added-at = {2015-04-30T00:00:00.000+0200},\n author = {Shende, Vivek V. and Prasad, Aditya K. and Markov, Igor L. and Hayes, John P.},\n biburl = {http://www.bibsonomy.org/bibtex/242e0022fbaf39231db62bf44c4aa540b/dblp},\n booktitle = {ICCAD},\n crossref = {conf/iccad/2002},\n editor = {Pileggi, Lawrence T. and Kuehlmann, Andreas},\n ee = {http://doi.ieeecomputersociety.org/10.1109/ICCAD.2002.1167558},\n interhash = {fa77cfb65b8dea010c7d45f670804162},\n intrahash = {42e0022fbaf39231db62bf44c4aa540b},\n isbn = {0-7803-7607-2},\n keywords = {dblp},\n pages = {353-360},\n publisher = {ACM / IEEE Computer Society},\n timestamp = {2015-06-18T23:16:21.000+0200},\n title = {Reversible logic circuit synthesis.},\n url = {http://dblp.uni-trier.de/db/conf/iccad/iccad2002.html#ShendePMH02},\n year = 2002\n}\n\n","author_short":["Shende, V. V.","Prasad, A. K.","Markov, I. L.","Hayes, J. P."],"editor_short":["Pileggi, L. T.","Kuehlmann, A."],"key":"conf/iccad/ShendePMH02","id":"conf/iccad/ShendePMH02","bibbaseid":"shende-prasad-markov-hayes-reversiblelogiccircuitsynthesis-2002","role":"author","urls":{"Link":"http://doi.ieeecomputersociety.org/10.1109/ICCAD.2002.1167558","Paper":"http://dblp.uni-trier.de/db/conf/iccad/iccad2002.html#ShendePMH02"},"keyword":["dblp"],"downloads":0},"search_terms":["reversible","logic","circuit","synthesis","shende","prasad","markov","hayes"],"keywords":["dblp"],"authorIDs":[],"dataSources":["MhetGwzdnqQv3dJWT"]}