A Unified Write Buffer Cache Management Scheme for Flash Memory. Shi, L., Li, J., Li, Q., Xue, C. J., Yang, C., & Zhou, X. IEEE Trans. Very Large Scale Integr. Syst., 22(12):2779–2792, 2014. Paper doi bibtex @article{DBLP:journals/tvlsi/ShiLLXYZ14,
author = {Liang Shi and
Jianhua Li and
Qing'an Li and
Chun Jason Xue and
Chengmo Yang and
Xuehai Zhou},
title = {A Unified Write Buffer Cache Management Scheme for Flash Memory},
journal = {{IEEE} Trans. Very Large Scale Integr. Syst.},
volume = {22},
number = {12},
pages = {2779--2792},
year = {2014},
url = {https://doi.org/10.1109/TVLSI.2013.2294462},
doi = {10.1109/TVLSI.2013.2294462},
timestamp = {Mon, 07 Mar 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tvlsi/ShiLLXYZ14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
Downloads: 0
{"_id":"Dd3o7Lt4as8ACTpaA","bibbaseid":"shi-li-li-xue-yang-zhou-aunifiedwritebuffercachemanagementschemeforflashmemory-2014","author_short":["Shi, L.","Li, J.","Li, Q.","Xue, C. J.","Yang, C.","Zhou, X."],"bibdata":{"bibtype":"article","type":"article","author":[{"firstnames":["Liang"],"propositions":[],"lastnames":["Shi"],"suffixes":[]},{"firstnames":["Jianhua"],"propositions":[],"lastnames":["Li"],"suffixes":[]},{"firstnames":["Qing'an"],"propositions":[],"lastnames":["Li"],"suffixes":[]},{"firstnames":["Chun","Jason"],"propositions":[],"lastnames":["Xue"],"suffixes":[]},{"firstnames":["Chengmo"],"propositions":[],"lastnames":["Yang"],"suffixes":[]},{"firstnames":["Xuehai"],"propositions":[],"lastnames":["Zhou"],"suffixes":[]}],"title":"A Unified Write Buffer Cache Management Scheme for Flash Memory","journal":"IEEE Trans. Very Large Scale Integr. Syst.","volume":"22","number":"12","pages":"2779–2792","year":"2014","url":"https://doi.org/10.1109/TVLSI.2013.2294462","doi":"10.1109/TVLSI.2013.2294462","timestamp":"Mon, 07 Mar 2022 00:00:00 +0100","biburl":"https://dblp.org/rec/journals/tvlsi/ShiLLXYZ14.bib","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@article{DBLP:journals/tvlsi/ShiLLXYZ14,\n author = {Liang Shi and\n Jianhua Li and\n Qing'an Li and\n Chun Jason Xue and\n Chengmo Yang and\n Xuehai Zhou},\n title = {A Unified Write Buffer Cache Management Scheme for Flash Memory},\n journal = {{IEEE} Trans. Very Large Scale Integr. Syst.},\n volume = {22},\n number = {12},\n pages = {2779--2792},\n year = {2014},\n url = {https://doi.org/10.1109/TVLSI.2013.2294462},\n doi = {10.1109/TVLSI.2013.2294462},\n timestamp = {Mon, 07 Mar 2022 00:00:00 +0100},\n biburl = {https://dblp.org/rec/journals/tvlsi/ShiLLXYZ14.bib},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Shi, L.","Li, J.","Li, Q.","Xue, C. J.","Yang, C.","Zhou, X."],"key":"DBLP:journals/tvlsi/ShiLLXYZ14","id":"DBLP:journals/tvlsi/ShiLLXYZ14","bibbaseid":"shi-li-li-xue-yang-zhou-aunifiedwritebuffercachemanagementschemeforflashmemory-2014","role":"author","urls":{"paper":"https://doi.org/10.1109/TVLSI.2013.2294462"},"metadata":{"authorlinks":{}}},"bibtype":"article","biburl":"https://dblp.org/pid/x/ChunJasonXue.bib","dataSources":["Zmgr4hiaLbNyiBeRm"],"keywords":[],"search_terms":["unified","write","buffer","cache","management","scheme","flash","memory","shi","li","li","xue","yang","zhou"],"title":"A Unified Write Buffer Cache Management Scheme for Flash Memory","year":2014}