@inproceedings{DBLP:conf/cases/ShiWLZBVX14,
  author    = {Weidong Shi and
               Yuanfeng Wen and
               Ziyi Liu and
               Xi Zhao and
               Dainis Boumber and
               Ricardo Vilalta and
               Lei Xu},
  editor    = {Karam S. Chatha and
               Rolf Ernst and
               Anand Raghunathan and
               Ravishankar R. Iyer},
  title     = {Fault resilient physical neural networks on a single chip},
  booktitle = {2014 International Conference on Compilers, Architecture and Synthesis
               for Embedded Systems, {CASES} 2014, Uttar Pradesh, India, October
               12-17, 2014},
  pages     = {24:1--24:10},
  publisher = {{ACM}},
  year      = {2014},
  url       = {https://doi.org/10.1145/2656106.2656126},
  doi       = {10.1145/2656106.2656126},
  timestamp = {Sat, 28 Mar 2020 15:18:43 +0100},
  biburl    = {https://dblp.org/rec/conf/cases/ShiWLZBVX14.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

{"_id":"nsfoGf6uGvLab688n","bibbaseid":"shi-wen-liu-zhao-boumber-vilalta-xu-faultresilientphysicalneuralnetworksonasinglechip-2014","authorIDs":[],"author_short":["Shi, W.","Wen, Y.","Liu, Z.","Zhao, X.","Boumber, D.","Vilalta, R.","Xu, L."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","author":[{"firstnames":["Weidong"],"propositions":[],"lastnames":["Shi"],"suffixes":[]},{"firstnames":["Yuanfeng"],"propositions":[],"lastnames":["Wen"],"suffixes":[]},{"firstnames":["Ziyi"],"propositions":[],"lastnames":["Liu"],"suffixes":[]},{"firstnames":["Xi"],"propositions":[],"lastnames":["Zhao"],"suffixes":[]},{"firstnames":["Dainis"],"propositions":[],"lastnames":["Boumber"],"suffixes":[]},{"firstnames":["Ricardo"],"propositions":[],"lastnames":["Vilalta"],"suffixes":[]},{"firstnames":["Lei"],"propositions":[],"lastnames":["Xu"],"suffixes":[]}],"editor":[{"firstnames":["Karam","S."],"propositions":[],"lastnames":["Chatha"],"suffixes":[]},{"firstnames":["Rolf"],"propositions":[],"lastnames":["Ernst"],"suffixes":[]},{"firstnames":["Anand"],"propositions":[],"lastnames":["Raghunathan"],"suffixes":[]},{"firstnames":["Ravishankar","R."],"propositions":[],"lastnames":["Iyer"],"suffixes":[]}],"title":"Fault resilient physical neural networks on a single chip","booktitle":"2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES 2014, Uttar Pradesh, India, October 12-17, 2014","pages":"24:1–24:10","publisher":"ACM","year":"2014","url":"https://doi.org/10.1145/2656106.2656126","doi":"10.1145/2656106.2656126","timestamp":"Sat, 28 Mar 2020 15:18:43 +0100","biburl":"https://dblp.org/rec/conf/cases/ShiWLZBVX14.bib","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@inproceedings{DBLP:conf/cases/ShiWLZBVX14,\n author = {Weidong Shi and\n Yuanfeng Wen and\n Ziyi Liu and\n Xi Zhao and\n Dainis Boumber and\n Ricardo Vilalta and\n Lei Xu},\n editor = {Karam S. Chatha and\n Rolf Ernst and\n Anand Raghunathan and\n Ravishankar R. Iyer},\n title = {Fault resilient physical neural networks on a single chip},\n booktitle = {2014 International Conference on Compilers, Architecture and Synthesis\n for Embedded Systems, {CASES} 2014, Uttar Pradesh, India, October\n 12-17, 2014},\n pages = {24:1--24:10},\n publisher = {{ACM}},\n year = {2014},\n url = {https://doi.org/10.1145/2656106.2656126},\n doi = {10.1145/2656106.2656126},\n timestamp = {Sat, 28 Mar 2020 15:18:43 +0100},\n biburl = {https://dblp.org/rec/conf/cases/ShiWLZBVX14.bib},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Shi, W.","Wen, Y.","Liu, Z.","Zhao, X.","Boumber, D.","Vilalta, R.","Xu, L."],"editor_short":["Chatha, K. S.","Ernst, R.","Raghunathan, A.","Iyer, R. R."],"key":"DBLP:conf/cases/ShiWLZBVX14","id":"DBLP:conf/cases/ShiWLZBVX14","bibbaseid":"shi-wen-liu-zhao-boumber-vilalta-xu-faultresilientphysicalneuralnetworksonasinglechip-2014","role":"author","urls":{"Paper":"https://doi.org/10.1145/2656106.2656126"},"downloads":0},"bibtype":"inproceedings","biburl":"https://dblp.org/pid/v/RicardoVilalta.bib","creationDate":"2020-08-25T22:05:36.532Z","downloads":0,"keywords":[],"search_terms":["fault","resilient","physical","neural","networks","single","chip","shi","wen","liu","zhao","boumber","vilalta","xu"],"title":"Fault resilient physical neural networks on a single chip","year":2014,"dataSources":["o3aspv2WyjAMpShfa"]}