Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS. Sk, G., Gupta, K., Calhoun, B. H., & Pandey, N. IEEE Transactions on Circuits and Systems I-regular Papers, 2019. ![Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS [link]](https://bibbase.org/img/filetypes/link.svg "link")
Paper bibtex @article{563,
author = {Gupta Sk and Kirti Gupta and Benton H. Calhoun and Neeta Pandey},
title = {Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS},
year = {2019},
journal = {IEEE Transactions on Circuits and Systems I-regular Papers},
url = {https://doi.org/10.1109/tcsi.2018.2876785}
}
Downloads: 0
{"_id":"qPn7hh2ccAffZMZts","bibbaseid":"sk-gupta-calhoun-pandey-lowpowernearthreshold10tsrambitcellswithenhanceddataindependentreadportleakageforarrayaugmentationin32nmcmos-2019","author_short":["Sk, G.","Gupta, K.","Calhoun, B. H.","Pandey, N."],"bibdata":{"bibtype":"article","type":"article","author":[{"firstnames":["Gupta"],"propositions":[],"lastnames":["Sk"],"suffixes":[]},{"firstnames":["Kirti"],"propositions":[],"lastnames":["Gupta"],"suffixes":[]},{"firstnames":["Benton","H."],"propositions":[],"lastnames":["Calhoun"],"suffixes":[]},{"firstnames":["Neeta"],"propositions":[],"lastnames":["Pandey"],"suffixes":[]}],"title":"Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS","year":"2019","journal":"IEEE Transactions on Circuits and Systems I-regular Papers","url":"https://doi.org/10.1109/tcsi.2018.2876785","bibtex":"@article{563,\n author = {Gupta Sk and Kirti Gupta and Benton H. Calhoun and Neeta Pandey},\n title = {Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS},\n year = {2019},\n journal = {IEEE Transactions on Circuits and Systems I-regular Papers},\n url = {https://doi.org/10.1109/tcsi.2018.2876785}\n}\n\n","author_short":["Sk, G.","Gupta, K.","Calhoun, B. H.","Pandey, N."],"key":"563","id":"563","bibbaseid":"sk-gupta-calhoun-pandey-lowpowernearthreshold10tsrambitcellswithenhanceddataindependentreadportleakageforarrayaugmentationin32nmcmos-2019","role":"author","urls":{"Paper":"https://doi.org/10.1109/tcsi.2018.2876785"},"metadata":{"authorlinks":{}}},"bibtype":"article","biburl":"https://bibbase.org/f/fFERMKNwKyHLsDPJ3/Link_Lab_Publications.bib","dataSources":["GXL8BuKffZ6XGRvhu","zTwdZBrCqogZ6yMmD","A9Zuq8B85Rd3bHeNs","zq8E4CA9zBjkA2p7P","b7zvHnuSqhTvwNoon","BE493TFz6wWiE9NkC","BT3X3GwZkCpNDfran","6CYcgzsh5rhZhtcXe","wjuM2yjE6FYvwqbTY","DesgNCELw9F4LSokr","WCSuxR2upo4FXxxRm","JSGNr3KwokFPgXiz5","RbCkvcfqfbgtxTyNT","mwAui9iKniQyhTc49","m6hDbtiptxFxNGk8y","Kg2u32BaLYeEZkT9t","PbrtYBE4kqkc5ZtpJ"],"keywords":[],"search_terms":["low","power","near","threshold","10t","sram","bit","cells","enhanced","data","independent","read","port","leakage","array","augmentation","cmos","sk","gupta","calhoun","pandey"],"title":"Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS","year":2019}