@inproceedings{solt_rememberr_2022,
	title = {{RemembERR: Leveraging Microprocessor Errata for Design Testing and Validation}},
	url = {Paper=https://comsec.ethz.ch/wp-content/files/rememberr_micro22.pdf URL=https://comsec.ethz.ch/research/hardware-design-security/rememberr},
	booktitle = {{MICRO}},
	author = {Solt, Flavien and Jattke, Patrick and Razavi, Kaveh},
	month = oct,
	year = {2022},
	keywords = {dir\_designsec, proj\_lastbug, proj\_promise, proj\_nccr, type\_tier1}
}

{"_id":"fPJdEefwDQzoGTAFJ","bibbaseid":"solt-jattke-razavi-rememberrleveragingmicroprocessorerratafordesigntestingandvalidation-2022","author_short":["Solt, F.","Jattke, P.","Razavi, K."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","title":"RemembERR: Leveraging Microprocessor Errata for Design Testing and Validation","booktitle":"MICRO","author":[{"propositions":[],"lastnames":["Solt"],"firstnames":["Flavien"],"suffixes":[]},{"propositions":[],"lastnames":["Jattke"],"firstnames":["Patrick"],"suffixes":[]},{"propositions":[],"lastnames":["Razavi"],"firstnames":["Kaveh"],"suffixes":[]}],"month":"October","year":"2022","keywords":"dir_designsec, proj_lastbug, proj_promise, proj_nccr, type_tier1","bibtex":"@inproceedings{solt_rememberr_2022,\n\ttitle = {{RemembERR: Leveraging Microprocessor Errata for Design Testing and Validation}},\n\turl = {Paper=https://comsec.ethz.ch/wp-content/files/rememberr_micro22.pdf URL=https://comsec.ethz.ch/research/hardware-design-security/rememberr},\n\tbooktitle = {{MICRO}},\n\tauthor = {Solt, Flavien and Jattke, Patrick and Razavi, Kaveh},\n\tmonth = oct,\n\tyear = {2022},\n\tkeywords = {dir\\_designsec, proj\\_lastbug, proj\\_promise, proj\\_nccr, type\\_tier1}\n}\n\n","author_short":["Solt, F.","Jattke, P.","Razavi, K."],"urlPaper":"https://comsec.ethz.ch/wp-content/files/rememberr_micro22.pdf","urlURL":"https://comsec.ethz.ch/research/hardware-design-security/rememberr","key":"solt_rememberr_2022","id":"solt_rememberr_2022","bibbaseid":"solt-jattke-razavi-rememberrleveragingmicroprocessorerratafordesigntestingandvalidation-2022","role":"author","urls":{"Paper":"https://comsec.ethz.ch/wp-content/files/rememberr_micro22.pdf","URL":"https://comsec.ethz.ch/research/hardware-design-security/rememberr"},"keyword":["dir_designsec","proj_lastbug","proj_promise","proj_nccr","type_tier1"],"metadata":{"authorlinks":{}},"downloads":71,"html":""},"bibtype":"inproceedings","biburl":"https://comsec.ethz.ch/wp-content/files/bibtex.bib","dataSources":["pZypef47MfN3TyDAm","YypkWwoJGZmJmmbWZ","YGakxmz3J6khh9GMY","QqNm4wHnoJBGt7wpG","qCFv6rqGiCEEc8vwf"],"keywords":["dir_designsec","proj_lastbug","proj_promise","proj_nccr","type_tier1"],"search_terms":["rememberr","leveraging","microprocessor","errata","design","testing","validation","solt","jattke","razavi"],"title":"RemembERR: Leveraging Microprocessor Errata for Design Testing and Validation","year":2022,"downloads":71}