@inproceedings{conf/isqed/SrinivasanC06,
  added-at = {2014-09-27T00:00:00.000+0200},
  author = {Srinivasan, Krishnan and Chatha, Karam S.},
  biburl = {http://www.bibsonomy.org/bibtex/24909b7128a30e09e2259dfc3a675a672/dblp},
  booktitle = {ISQED},
  crossref = {conf/isqed/2006},
  ee = {http://doi.ieeecomputersociety.org/10.1109/ISQED.2006.13},
  interhash = {bf91ca3cb312070b3b3d505aec09b2aa},
  intrahash = {4909b7128a30e09e2259dfc3a675a672},
  isbn = {0-7695-2523-7},
  keywords = {dblp},
  pages = {352-357},
  publisher = {IEEE Computer Society},
  timestamp = {2015-06-18T23:42:04.000+0200},
  title = {A Methodology for Layout Aware Design and Optimization of Custom Network-on-Chip Architectures.},
  url = {http://dblp.uni-trier.de/db/conf/isqed/isqed2006.html#SrinivasanC06},
  year = 2006
}

{"_id":"2nrdNX7WfJKK9vNq5","bibbaseid":"srinivasan-chatha-amethodologyforlayoutawaredesignandoptimizationofcustomnetworkonchiparchitectures-2006","downloads":0,"creationDate":"2016-10-11T08:28:54.107Z","title":"A Methodology for Layout Aware Design and Optimization of Custom Network-on-Chip Architectures.","author_short":["Srinivasan, K.","Chatha, K. S."],"year":2006,"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/krishnan?items=1000","bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2014-09-27T00:00:00.000+0200","author":[{"propositions":[],"lastnames":["Srinivasan"],"firstnames":["Krishnan"],"suffixes":[]},{"propositions":[],"lastnames":["Chatha"],"firstnames":["Karam","S."],"suffixes":[]}],"biburl":"http://www.bibsonomy.org/bibtex/24909b7128a30e09e2259dfc3a675a672/dblp","booktitle":"ISQED","crossref":"conf/isqed/2006","ee":"http://doi.ieeecomputersociety.org/10.1109/ISQED.2006.13","interhash":"bf91ca3cb312070b3b3d505aec09b2aa","intrahash":"4909b7128a30e09e2259dfc3a675a672","isbn":"0-7695-2523-7","keywords":"dblp","pages":"352-357","publisher":"IEEE Computer Society","timestamp":"2015-06-18T23:42:04.000+0200","title":"A Methodology for Layout Aware Design and Optimization of Custom Network-on-Chip Architectures.","url":"http://dblp.uni-trier.de/db/conf/isqed/isqed2006.html#SrinivasanC06","year":"2006","bibtex":"@inproceedings{conf/isqed/SrinivasanC06,\n added-at = {2014-09-27T00:00:00.000+0200},\n author = {Srinivasan, Krishnan and Chatha, Karam S.},\n biburl = {http://www.bibsonomy.org/bibtex/24909b7128a30e09e2259dfc3a675a672/dblp},\n booktitle = {ISQED},\n crossref = {conf/isqed/2006},\n ee = {http://doi.ieeecomputersociety.org/10.1109/ISQED.2006.13},\n interhash = {bf91ca3cb312070b3b3d505aec09b2aa},\n intrahash = {4909b7128a30e09e2259dfc3a675a672},\n isbn = {0-7695-2523-7},\n keywords = {dblp},\n pages = {352-357},\n publisher = {IEEE Computer Society},\n timestamp = {2015-06-18T23:42:04.000+0200},\n title = {A Methodology for Layout Aware Design and Optimization of Custom Network-on-Chip Architectures.},\n url = {http://dblp.uni-trier.de/db/conf/isqed/isqed2006.html#SrinivasanC06},\n year = 2006\n}\n\n","author_short":["Srinivasan, K.","Chatha, K. S."],"key":"conf/isqed/SrinivasanC06","id":"conf/isqed/SrinivasanC06","bibbaseid":"srinivasan-chatha-amethodologyforlayoutawaredesignandoptimizationofcustomnetworkonchiparchitectures-2006","role":"author","urls":{"Link":"http://doi.ieeecomputersociety.org/10.1109/ISQED.2006.13","Paper":"http://dblp.uni-trier.de/db/conf/isqed/isqed2006.html#SrinivasanC06"},"keyword":["dblp"],"downloads":0},"search_terms":["methodology","layout","aware","design","optimization","custom","network","chip","architectures","srinivasan","chatha"],"keywords":["dblp"],"authorIDs":[],"dataSources":["xsmEhpcqYQxeyggwv"]}