{"_id":"kQ8oZdKYTzioT6ar7","bibbaseid":"srinivasan-chatha-anilpformulationforsystemlevelthroughputandpoweroptimizationinmultiprocessorsocarchitectures-2004","downloads":0,"creationDate":"2016-10-11T08:28:53.745Z","title":"An ILP Formulation for System Level Throughput and Power Optimization in Multiprocessor SoC Architectures.","author_short":["Srinivasan, K.","Chatha, K. S."],"year":2004,"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/krishnan?items=1000","bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2015-04-20T00:00:00.000+0200","author":[{"propositions":[],"lastnames":["Srinivasan"],"firstnames":["Krishnan"],"suffixes":[]},{"propositions":[],"lastnames":["Chatha"],"firstnames":["Karam","S."],"suffixes":[]}],"biburl":"http://www.bibsonomy.org/bibtex/2ceb0babb93a350cf16f07903eb84023b/dblp","booktitle":"VLSI Design","crossref":"conf/vlsid/2004","ee":"http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260933","interhash":"f9eec287355a0d8c321e1720a1c9ae4e","intrahash":"ceb0babb93a350cf16f07903eb84023b","isbn":"0-7695-2072-3","keywords":"dblp","pages":"255-260","publisher":"IEEE Computer Society","timestamp":"2015-06-18T10:53:59.000+0200","title":"An ILP Formulation for System Level Throughput and Power Optimization in Multiprocessor SoC Architectures.","url":"http://dblp.uni-trier.de/db/conf/vlsid/vlsid2004.html#SrinivasanC04","year":"2004","bibtex":"@inproceedings{conf/vlsid/SrinivasanC04,\n added-at = {2015-04-20T00:00:00.000+0200},\n author = {Srinivasan, Krishnan and Chatha, Karam S.},\n biburl = {http://www.bibsonomy.org/bibtex/2ceb0babb93a350cf16f07903eb84023b/dblp},\n booktitle = {VLSI Design},\n crossref = {conf/vlsid/2004},\n ee = {http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260933},\n interhash = {f9eec287355a0d8c321e1720a1c9ae4e},\n intrahash = {ceb0babb93a350cf16f07903eb84023b},\n isbn = {0-7695-2072-3},\n keywords = {dblp},\n pages = {255-260},\n publisher = {IEEE Computer Society},\n timestamp = {2015-06-18T10:53:59.000+0200},\n title = {An ILP Formulation for System Level Throughput and Power Optimization in Multiprocessor SoC Architectures.},\n url = {http://dblp.uni-trier.de/db/conf/vlsid/vlsid2004.html#SrinivasanC04},\n year = 2004\n}\n\n","author_short":["Srinivasan, K.","Chatha, K. S."],"key":"conf/vlsid/SrinivasanC04","id":"conf/vlsid/SrinivasanC04","bibbaseid":"srinivasan-chatha-anilpformulationforsystemlevelthroughputandpoweroptimizationinmultiprocessorsocarchitectures-2004","role":"author","urls":{"Link":"http://doi.ieeecomputersociety.org/10.1109/ICVD.2004.1260933","Paper":"http://dblp.uni-trier.de/db/conf/vlsid/vlsid2004.html#SrinivasanC04"},"keyword":["dblp"],"downloads":0},"search_terms":["ilp","formulation","system","level","throughput","power","optimization","multiprocessor","soc","architectures","srinivasan","chatha"],"keywords":["dblp"],"authorIDs":[],"dataSources":["xsmEhpcqYQxeyggwv"]}