@article{DBLP:journals/tvlsi/SunRRJ06,
  author    = {Fei Sun and
               Srivaths Ravi and
               Anand Raghunathan and
               Niraj K. Jha},
  title     = {A Scalable Synthesis Methodology for Application-Specific Processors},
  journal   = {{IEEE} Trans. {VLSI} Syst.},
  volume    = {14},
  number    = {11},
  pages     = {1175--1188},
  year      = {2006},
  url       = {https://doi.org/10.1109/TVLSI.2006.886410},
  doi       = {10.1109/TVLSI.2006.886410},
  timestamp = {Thu, 18 May 2017 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/tvlsi/SunRRJ06},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

{"_id":"QHhERhuzQbpTirkwp","bibbaseid":"sun-ravi-raghunathan-jha-ascalablesynthesismethodologyforapplicationspecificprocessors-2006","downloads":0,"creationDate":"2018-06-20T07:11:31.616Z","title":"A Scalable Synthesis Methodology for Application-Specific Processors","author_short":["Sun, F.","Ravi, S.","Raghunathan, A.","Jha, N. K."],"year":2006,"bibtype":"article","biburl":"https://dblp.org/pid/74/3747.bib","bibdata":{"bibtype":"article","type":"article","author":[{"firstnames":["Fei"],"propositions":[],"lastnames":["Sun"],"suffixes":[]},{"firstnames":["Srivaths"],"propositions":[],"lastnames":["Ravi"],"suffixes":[]},{"firstnames":["Anand"],"propositions":[],"lastnames":["Raghunathan"],"suffixes":[]},{"firstnames":["Niraj","K."],"propositions":[],"lastnames":["Jha"],"suffixes":[]}],"title":"A Scalable Synthesis Methodology for Application-Specific Processors","journal":"IEEE Trans. VLSI Syst.","volume":"14","number":"11","pages":"1175–1188","year":"2006","url":"https://doi.org/10.1109/TVLSI.2006.886410","doi":"10.1109/TVLSI.2006.886410","timestamp":"Thu, 18 May 2017 01:00:00 +0200","biburl":"https://dblp.org/rec/bib/journals/tvlsi/SunRRJ06","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@article{DBLP:journals/tvlsi/SunRRJ06,\n author = {Fei Sun and\n Srivaths Ravi and\n Anand Raghunathan and\n Niraj K. Jha},\n title = {A Scalable Synthesis Methodology for Application-Specific Processors},\n journal = {{IEEE} Trans. {VLSI} Syst.},\n volume = {14},\n number = {11},\n pages = {1175--1188},\n year = {2006},\n url = {https://doi.org/10.1109/TVLSI.2006.886410},\n doi = {10.1109/TVLSI.2006.886410},\n timestamp = {Thu, 18 May 2017 01:00:00 +0200},\n biburl = {https://dblp.org/rec/bib/journals/tvlsi/SunRRJ06},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Sun, F.","Ravi, S.","Raghunathan, A.","Jha, N. K."],"key":"DBLP:journals/tvlsi/SunRRJ06","id":"DBLP:journals/tvlsi/SunRRJ06","bibbaseid":"sun-ravi-raghunathan-jha-ascalablesynthesismethodologyforapplicationspecificprocessors-2006","role":"author","urls":{"Paper":"https://doi.org/10.1109/TVLSI.2006.886410"},"downloads":0},"search_terms":["scalable","synthesis","methodology","application","specific","processors","sun","ravi","raghunathan","jha"],"keywords":[],"authorIDs":[],"dataSources":["QATSsZPCAGgNRpLA3"]}