@inproceedings{ dblp3427082,
  title = {An Efficient Motion Adaptive De-interlacing and Its VLSI Architecture Design},
  author = {Hongbin Sun and Nanning Zheng and Chenyang Ge and Dong Wang and Pengju Ren},
  author_short = {Sun, H. and Zheng, N. and Ge, C. and Wang, D. and Ren, P.},
  bibtype = {inproceedings},
  type = {inproceedings},
  year = {2008},
  key = {dblp3427082},
  id = {dblp3427082},
  biburl = {http://www.dblp.org/rec/bibtex/conf/isvlsi/SunZGWR08},
  url = {http://dx.doi.org/10.1109/ISVLSI.2008.46},
  conference = {ISVLSI},
  pages = {455-458},
  text = {ISVLSI 2008:455-458},
  booktitle = {Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI)}
}

{"_id":"k8yhW4aBu2kCdC9aE","bibbaseid":"sun-zheng-ge-wang-ren-anefficientmotionadaptivedeinterlacinganditsvlsiarchitecturedesign-2008","downloads":0,"creationDate":"2016-03-01T18:51:29.983Z","title":"An Efficient Motion Adaptive De-interlacing and Its VLSI Architecture Design","author_short":["Sun, H.","Zheng, N.","Ge, C.","Wang, D.","Ren, P."],"year":2008,"bibtype":"inproceedings","biburl":"http://www.dblp.org/rec/bibtex/conf/isvlsi/SunZGWR08","bibdata":{"title":"An Efficient Motion Adaptive De-interlacing and Its VLSI Architecture Design","author":["Hongbin Sun","Nanning Zheng","Chenyang Ge","Dong Wang","Pengju Ren"],"author_short":["Sun, H.","Zheng, N.","Ge, C.","Wang, D.","Ren, P."],"bibtype":"inproceedings","type":"inproceedings","year":"2008","key":"dblp3427082","id":"dblp3427082","biburl":"http://www.dblp.org/rec/bibtex/conf/isvlsi/SunZGWR08","url":"http://dx.doi.org/10.1109/ISVLSI.2008.46","conference":"ISVLSI","pages":"455-458","text":"ISVLSI 2008:455-458","booktitle":"Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","bibtex":"@inproceedings{ dblp3427082,\n title = {An Efficient Motion Adaptive De-interlacing and Its VLSI Architecture Design},\n author = {Hongbin Sun and Nanning Zheng and Chenyang Ge and Dong Wang and Pengju Ren},\n author_short = {Sun, H. and Zheng, N. and Ge, C. and Wang, D. and Ren, P.},\n bibtype = {inproceedings},\n type = {inproceedings},\n year = {2008},\n key = {dblp3427082},\n id = {dblp3427082},\n biburl = {http://www.dblp.org/rec/bibtex/conf/isvlsi/SunZGWR08},\n url = {http://dx.doi.org/10.1109/ISVLSI.2008.46},\n conference = {ISVLSI},\n pages = {455-458},\n text = {ISVLSI 2008:455-458},\n booktitle = {Proceedings of IEEE Computer Society Annual Symposium on VLSI (ISVLSI)}\n}","bibbaseid":"sun-zheng-ge-wang-ren-anefficientmotionadaptivedeinterlacinganditsvlsiarchitecturedesign-2008","role":"author","urls":{"Paper":"http://dx.doi.org/10.1109/ISVLSI.2008.46"},"downloads":0},"search_terms":["efficient","motion","adaptive","interlacing","vlsi","architecture","design","sun","zheng","ge","wang","ren"],"keywords":[],"authorIDs":["54fcc51800265f6e3c000e46"],"dataSources":["dbyfLRbzz6g7rowiP"]}