Process and temperature compensation in a 7-MHz CMOS clock oscillator. Sundaresan, K., Allen, P., & Ayazi, F. IEEE Journal of Solid-State Circuits, 41(2):433–442, February, 2006. doi abstract bibtex This paper reports on the design and characterization of a process, temperature and supply compensation technique for a 7-MHz clock oscillator in a 0.25-μm, two-poly five-metal (2P5M) CMOS process. Measurements made across a temperature range of -40°C to 125°C and 94 samples collected over four fabrication runs indicate a worst case combined variation of ±2.6% (with process, temperature and supply). No trimming was performed on any of these samples. The oscillation frequencies of 95% of the samples were found to fall within ±0.5% of the mean frequency and the standard deviation was 9.3 kHz. The variation of frequency with power supply was ±0.31% for a supply voltage range of 2.4-2.75 V. The clock generator is based on a three-stage differential ring oscillator. The variation of the frequency of the oscillator with temperature and process has been discussed and an adaptive biasing scheme incorporating a unique combination of a process corner sensing scheme and a temperature compensating network is developed. The biasing circuit changes the control voltage of the differential ring oscillator to maintain a constant frequency. A comparator included at the output stage ensures rail-to-rail swing. The oscillator is intended to serve as a start-up clock for micro-controller applications.
@article{sundaresan_process_2006,
title = {Process and temperature compensation in a 7-{MHz} {CMOS} clock oscillator},
volume = {41},
issn = {0018-9200},
doi = {10.1109/JSSC.2005.863149},
abstract = {This paper reports on the design and characterization of a process, temperature and supply compensation technique for a 7-MHz clock oscillator in a 0.25-μm, two-poly five-metal (2P5M) CMOS process. Measurements made across a temperature range of -40°C to 125°C and 94 samples collected over four fabrication runs indicate a worst case combined variation of ±2.6\% (with process, temperature and supply). No trimming was performed on any of these samples. The oscillation frequencies of 95\% of the samples were found to fall within ±0.5\% of the mean frequency and the standard deviation was 9.3 kHz. The variation of frequency with power supply was ±0.31\% for a supply voltage range of 2.4-2.75 V. The clock generator is based on a three-stage differential ring oscillator. The variation of the frequency of the oscillator with temperature and process has been discussed and an adaptive biasing scheme incorporating a unique combination of a process corner sensing scheme and a temperature compensating network is developed. The biasing circuit changes the control voltage of the differential ring oscillator to maintain a constant frequency. A comparator included at the output stage ensures rail-to-rail swing. The oscillator is intended to serve as a start-up clock for micro-controller applications.},
number = {2},
journal = {IEEE Journal of Solid-State Circuits},
author = {Sundaresan, K. and Allen, P.E. and Ayazi, F.},
month = feb,
year = {2006},
pages = {433--442}
}
Downloads: 0
{"_id":"6veNkMjKsuJpddJnk","bibbaseid":"sundaresan-allen-ayazi-processandtemperaturecompensationina7mhzcmosclockoscillator-2006","authorIDs":[],"author_short":["Sundaresan, K.","Allen, P.","Ayazi, F."],"bibdata":{"bibtype":"article","type":"article","title":"Process and temperature compensation in a 7-MHz CMOS clock oscillator","volume":"41","issn":"0018-9200","doi":"10.1109/JSSC.2005.863149","abstract":"This paper reports on the design and characterization of a process, temperature and supply compensation technique for a 7-MHz clock oscillator in a 0.25-μm, two-poly five-metal (2P5M) CMOS process. Measurements made across a temperature range of -40°C to 125°C and 94 samples collected over four fabrication runs indicate a worst case combined variation of ±2.6% (with process, temperature and supply). No trimming was performed on any of these samples. The oscillation frequencies of 95% of the samples were found to fall within ±0.5% of the mean frequency and the standard deviation was 9.3 kHz. The variation of frequency with power supply was ±0.31% for a supply voltage range of 2.4-2.75 V. The clock generator is based on a three-stage differential ring oscillator. The variation of the frequency of the oscillator with temperature and process has been discussed and an adaptive biasing scheme incorporating a unique combination of a process corner sensing scheme and a temperature compensating network is developed. The biasing circuit changes the control voltage of the differential ring oscillator to maintain a constant frequency. A comparator included at the output stage ensures rail-to-rail swing. The oscillator is intended to serve as a start-up clock for micro-controller applications.","number":"2","journal":"IEEE Journal of Solid-State Circuits","author":[{"propositions":[],"lastnames":["Sundaresan"],"firstnames":["K."],"suffixes":[]},{"propositions":[],"lastnames":["Allen"],"firstnames":["P.E."],"suffixes":[]},{"propositions":[],"lastnames":["Ayazi"],"firstnames":["F."],"suffixes":[]}],"month":"February","year":"2006","pages":"433–442","bibtex":"@article{sundaresan_process_2006,\n\ttitle = {Process and temperature compensation in a 7-{MHz} {CMOS} clock oscillator},\n\tvolume = {41},\n\tissn = {0018-9200},\n\tdoi = {10.1109/JSSC.2005.863149},\n\tabstract = {This paper reports on the design and characterization of a process, temperature and supply compensation technique for a 7-MHz clock oscillator in a 0.25-μm, two-poly five-metal (2P5M) CMOS process. Measurements made across a temperature range of -40°C to 125°C and 94 samples collected over four fabrication runs indicate a worst case combined variation of ±2.6\\% (with process, temperature and supply). No trimming was performed on any of these samples. The oscillation frequencies of 95\\% of the samples were found to fall within ±0.5\\% of the mean frequency and the standard deviation was 9.3 kHz. The variation of frequency with power supply was ±0.31\\% for a supply voltage range of 2.4-2.75 V. The clock generator is based on a three-stage differential ring oscillator. The variation of the frequency of the oscillator with temperature and process has been discussed and an adaptive biasing scheme incorporating a unique combination of a process corner sensing scheme and a temperature compensating network is developed. The biasing circuit changes the control voltage of the differential ring oscillator to maintain a constant frequency. A comparator included at the output stage ensures rail-to-rail swing. The oscillator is intended to serve as a start-up clock for micro-controller applications.},\n\tnumber = {2},\n\tjournal = {IEEE Journal of Solid-State Circuits},\n\tauthor = {Sundaresan, K. and Allen, P.E. and Ayazi, F.},\n\tmonth = feb,\n\tyear = {2006},\n\tpages = {433--442}\n}\n\n","author_short":["Sundaresan, K.","Allen, P.","Ayazi, F."],"key":"sundaresan_process_2006","id":"sundaresan_process_2006","bibbaseid":"sundaresan-allen-ayazi-processandtemperaturecompensationina7mhzcmosclockoscillator-2006","role":"author","urls":{},"downloads":0},"bibtype":"article","biburl":"https://bibbase.org/zotero/ky25","creationDate":"2019-05-11T17:47:04.694Z","downloads":0,"keywords":[],"search_terms":["process","temperature","compensation","mhz","cmos","clock","oscillator","sundaresan","allen","ayazi"],"title":"Process and temperature compensation in a 7-MHz CMOS clock oscillator","year":2006,"dataSources":["XxiQtwZYfozhQmvGR"]}