Invited: Independent Verification and Validation of Security-Aware EDA Tools and IP. Tan, B., Garg, S., Karri, R., Liu, Y., Zuzak, M., Chakraborty, A., Srivastava, A., Aramoon, O., Xu, Q., Qu, G., Porter, A., Szep, J., & Savage, W. In 2021 58th ACM/IEEE Design Automation Conference (DAC), pages 1299–1302, December, 2021. ISSN: 0738-100Xdoi abstract bibtex Secure silicon requires a seamless integration of new tools, new IP, and design flows to help designers protect integrated circuits from increasingly sophisticated attacks. Independent Validation and Verification (IV&V) of this integrated technology is important to ensure that the tools actually deliver on their security claims when used by independent parties (i.e., people who were not involved in designing the tools). This work discusses the principles and approaches for IV&V of such a complex design environment, including validation of the security strength of the various hardware security techniques, such as combinational and sequential logic locking, Trojan Detection, side-channel mitigation, and blockchain-based asset management. The main challenge in running an IV&V effort is to ensure that the process provides rigorous, methodical and provable evaluation of the claims of not only the component tools and IP, but whether such an integrated environment can produce security-hardened designs by a non-security expert. CCS Concepts • Hardware ${\}rightarrow$ Very large scale integration design; Methodologies for EDA; • Security and privacy ${\}rightarrow$ Security in hardware.
@inproceedings{tan_invited_2021,
title = {Invited: {Independent} {Verification} and {Validation} of {Security}-{Aware} {EDA} {Tools} and {IP}},
copyright = {All rights reserved},
shorttitle = {Invited},
doi = {10.1109/DAC18074.2021.9586302},
abstract = {Secure silicon requires a seamless integration of new tools, new IP, and design flows to help designers protect integrated circuits from increasingly sophisticated attacks. Independent Validation and Verification (IV\&V) of this integrated technology is important to ensure that the tools actually deliver on their security claims when used by independent parties (i.e., people who were not involved in designing the tools). This work discusses the principles and approaches for IV\&V of such a complex design environment, including validation of the security strength of the various hardware security techniques, such as combinational and sequential logic locking, Trojan Detection, side-channel mitigation, and blockchain-based asset management. The main challenge in running an IV\&V effort is to ensure that the process provides rigorous, methodical and provable evaluation of the claims of not only the component tools and IP, but whether such an integrated environment can produce security-hardened designs by a non-security expert. CCS Concepts • Hardware \${\textbackslash}rightarrow\$ Very large scale integration design; Methodologies for EDA; • Security and privacy \${\textbackslash}rightarrow\$ Security in hardware.},
booktitle = {2021 58th {ACM}/{IEEE} {Design} {Automation} {Conference} ({DAC})},
author = {Tan, Benjamin and Garg, Siddharth and Karri, Ramesh and Liu, Yuntao and Zuzak, Michael and Chakraborty, Abhisek and Srivastava, Ankur and Aramoon, Omid and Xu, Qian and Qu, Gang and Porter, Adam and Szep, Jeno and Savage, Warren},
month = dec,
year = {2021},
note = {ISSN: 0738-100X},
keywords = {Design methodology, Electric potential, Hardware, Privacy, Security-aware electronic design automation, Silicon, Tools, Very large scale integration, blockchain, cryptography, hardware security, validation, verification},
pages = {1299--1302},
}
Downloads: 0
{"_id":"7MLXzpQpiiNbdmQBB","bibbaseid":"tan-garg-karri-liu-zuzak-chakraborty-srivastava-aramoon-etal-invitedindependentverificationandvalidationofsecurityawareedatoolsandip-2021","author_short":["Tan, B.","Garg, S.","Karri, R.","Liu, Y.","Zuzak, M.","Chakraborty, A.","Srivastava, A.","Aramoon, O.","Xu, Q.","Qu, G.","Porter, A.","Szep, J.","Savage, W."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","title":"Invited: Independent Verification and Validation of Security-Aware EDA Tools and IP","copyright":"All rights reserved","shorttitle":"Invited","doi":"10.1109/DAC18074.2021.9586302","abstract":"Secure silicon requires a seamless integration of new tools, new IP, and design flows to help designers protect integrated circuits from increasingly sophisticated attacks. Independent Validation and Verification (IV&V) of this integrated technology is important to ensure that the tools actually deliver on their security claims when used by independent parties (i.e., people who were not involved in designing the tools). This work discusses the principles and approaches for IV&V of such a complex design environment, including validation of the security strength of the various hardware security techniques, such as combinational and sequential logic locking, Trojan Detection, side-channel mitigation, and blockchain-based asset management. The main challenge in running an IV&V effort is to ensure that the process provides rigorous, methodical and provable evaluation of the claims of not only the component tools and IP, but whether such an integrated environment can produce security-hardened designs by a non-security expert. CCS Concepts • Hardware ${\\}rightarrow$ Very large scale integration design; Methodologies for EDA; • Security and privacy ${\\}rightarrow$ Security in hardware.","booktitle":"2021 58th ACM/IEEE Design Automation Conference (DAC)","author":[{"propositions":[],"lastnames":["Tan"],"firstnames":["Benjamin"],"suffixes":[]},{"propositions":[],"lastnames":["Garg"],"firstnames":["Siddharth"],"suffixes":[]},{"propositions":[],"lastnames":["Karri"],"firstnames":["Ramesh"],"suffixes":[]},{"propositions":[],"lastnames":["Liu"],"firstnames":["Yuntao"],"suffixes":[]},{"propositions":[],"lastnames":["Zuzak"],"firstnames":["Michael"],"suffixes":[]},{"propositions":[],"lastnames":["Chakraborty"],"firstnames":["Abhisek"],"suffixes":[]},{"propositions":[],"lastnames":["Srivastava"],"firstnames":["Ankur"],"suffixes":[]},{"propositions":[],"lastnames":["Aramoon"],"firstnames":["Omid"],"suffixes":[]},{"propositions":[],"lastnames":["Xu"],"firstnames":["Qian"],"suffixes":[]},{"propositions":[],"lastnames":["Qu"],"firstnames":["Gang"],"suffixes":[]},{"propositions":[],"lastnames":["Porter"],"firstnames":["Adam"],"suffixes":[]},{"propositions":[],"lastnames":["Szep"],"firstnames":["Jeno"],"suffixes":[]},{"propositions":[],"lastnames":["Savage"],"firstnames":["Warren"],"suffixes":[]}],"month":"December","year":"2021","note":"ISSN: 0738-100X","keywords":"Design methodology, Electric potential, Hardware, Privacy, Security-aware electronic design automation, Silicon, Tools, Very large scale integration, blockchain, cryptography, hardware security, validation, verification","pages":"1299–1302","bibtex":"@inproceedings{tan_invited_2021,\n\ttitle = {Invited: {Independent} {Verification} and {Validation} of {Security}-{Aware} {EDA} {Tools} and {IP}},\n\tcopyright = {All rights reserved},\n\tshorttitle = {Invited},\n\tdoi = {10.1109/DAC18074.2021.9586302},\n\tabstract = {Secure silicon requires a seamless integration of new tools, new IP, and design flows to help designers protect integrated circuits from increasingly sophisticated attacks. Independent Validation and Verification (IV\\&V) of this integrated technology is important to ensure that the tools actually deliver on their security claims when used by independent parties (i.e., people who were not involved in designing the tools). This work discusses the principles and approaches for IV\\&V of such a complex design environment, including validation of the security strength of the various hardware security techniques, such as combinational and sequential logic locking, Trojan Detection, side-channel mitigation, and blockchain-based asset management. The main challenge in running an IV\\&V effort is to ensure that the process provides rigorous, methodical and provable evaluation of the claims of not only the component tools and IP, but whether such an integrated environment can produce security-hardened designs by a non-security expert. CCS Concepts • Hardware \\${\\textbackslash}rightarrow\\$ Very large scale integration design; Methodologies for EDA; • Security and privacy \\${\\textbackslash}rightarrow\\$ Security in hardware.},\n\tbooktitle = {2021 58th {ACM}/{IEEE} {Design} {Automation} {Conference} ({DAC})},\n\tauthor = {Tan, Benjamin and Garg, Siddharth and Karri, Ramesh and Liu, Yuntao and Zuzak, Michael and Chakraborty, Abhisek and Srivastava, Ankur and Aramoon, Omid and Xu, Qian and Qu, Gang and Porter, Adam and Szep, Jeno and Savage, Warren},\n\tmonth = dec,\n\tyear = {2021},\n\tnote = {ISSN: 0738-100X},\n\tkeywords = {Design methodology, Electric potential, Hardware, Privacy, Security-aware electronic design automation, Silicon, Tools, Very large scale integration, blockchain, cryptography, hardware security, validation, verification},\n\tpages = {1299--1302},\n}\n\n","author_short":["Tan, B.","Garg, S.","Karri, R.","Liu, Y.","Zuzak, M.","Chakraborty, A.","Srivastava, A.","Aramoon, O.","Xu, Q.","Qu, G.","Porter, A.","Szep, J.","Savage, W."],"key":"tan_invited_2021","id":"tan_invited_2021","bibbaseid":"tan-garg-karri-liu-zuzak-chakraborty-srivastava-aramoon-etal-invitedindependentverificationandvalidationofsecurityawareedatoolsandip-2021","role":"author","urls":{},"keyword":["Design methodology","Electric potential","Hardware","Privacy","Security-aware electronic design automation","Silicon","Tools","Very large scale integration","blockchain","cryptography","hardware security","validation","verification"],"metadata":{"authorlinks":{}}},"bibtype":"inproceedings","biburl":"https://api.zotero.org/users/4645877/collections/5QADJUWI/items?key=OGCZ3uLZZq4lLIXadnuJrB1J&format=bibtex&limit=100","dataSources":["TRtmubHSqHw6999cH","Wsv2bQ4jPuc7qme8R"],"keywords":["design methodology","electric potential","hardware","privacy","security-aware electronic design automation","silicon","tools","very large scale integration","blockchain","cryptography","hardware security","validation","verification"],"search_terms":["invited","independent","verification","validation","security","aware","eda","tools","tan","garg","karri","liu","zuzak","chakraborty","srivastava","aramoon","xu","qu","porter","szep","savage"],"title":"Invited: Independent Verification and Validation of Security-Aware EDA Tools and IP","year":2021}