Ultra-energy-efficient temperature-stable physical unclonable function in 65 nm CMOS. Tao, S. & Dubrova, E. Electronics Letters, 2016.
abstract   bibtex   
© The Institution of Engineering and Technology 2016. Physical unclonable functions (PUFs) are promising hardware security primitives suitable for resource-constrained devices requiring lightweight cryptographic methods. This Letter proposes an ultra-lowpower and reliable PUF based on a customised dynamic two-stage comparator operating in the sub-threshold region. The proposed PUF is implemented in a standard 65 nm CMOS technology and validated through Monte-Carlo simulations. Evaluation results show a worstcase reliability of 98.3% over the commercial temperature range of 0C to 85C and 10% fluctuations in supply voltage. In addition, the 128-bit PUF array consumes only 1.33 ?W at 1 Mb/s, which corresponds to 10.3 fJ/bit, being the most energy-efficient design to date.
@article{
 title = {Ultra-energy-efficient temperature-stable physical unclonable function in 65 nm CMOS},
 type = {article},
 year = {2016},
 identifiers = {[object Object]},
 volume = {52},
 id = {e887d29c-6d4a-354f-bf24-47934365ea80},
 created = {2017-12-04T05:34:44.317Z},
 file_attached = {false},
 profile_id = {99d7e05e-a704-3549-ada2-dfc74a2d55ec},
 last_modified = {2017-12-04T05:34:44.317Z},
 read = {false},
 starred = {false},
 authored = {true},
 confirmed = {false},
 hidden = {false},
 private_publication = {false},
 abstract = {© The Institution of Engineering and Technology 2016. Physical unclonable functions (PUFs) are promising hardware security primitives suitable for resource-constrained devices requiring lightweight cryptographic methods. This Letter proposes an ultra-lowpower and reliable PUF based on a customised dynamic two-stage comparator operating in the sub-threshold region. The proposed PUF is implemented in a standard 65 nm CMOS technology and validated through Monte-Carlo simulations. Evaluation results show a worstcase reliability of 98.3% over the commercial temperature range of 0C to 85C and 10% fluctuations in supply voltage. In addition, the 128-bit PUF array consumes only 1.33 ?W at 1 Mb/s, which corresponds to 10.3 fJ/bit, being the most energy-efficient design to date.},
 bibtype = {article},
 author = {Tao, S. and Dubrova, E.},
 journal = {Electronics Letters},
 number = {10}
}

Downloads: 0