PWM waveform generation using rotary encoder on Spartan-3E starter kit. Thakral, S., Joshi, A., & Mehta, U. In 3rd IEEE International Conference on, 2017.
doi  abstract   bibtex   
© 2017 IEEE. A PWM waveform generator with variable duty cycle has been designed and implemented in this paper. The design has been simulated for different frequencies. The waveform is generated on Spartan 3E FPGA starter kit which has on board rotary encoder. The on board clock signal and rotary encoder generates the required PWM signal. The duty cycle of PWM is varied by rotating the encoder in clockwise and anticlockwise directions. Various frequencies of PWM signal is generated by pressing it up and down. The design has been proposed where duty cycle can be varied from 0 to 100%. The frequency of the on board clock signal i.e., 50 MHz and this has been varied to generate different frequencies. The output can be observed on DSO and CRO. The PWM is used in controlling inverters, electrical motors and many communication and control applications. The usage of FPGA provides the reconfigurable architecture and also provides flexibility as well as economically viable.
@inproceedings{
 title = {PWM waveform generation using rotary encoder on Spartan-3E starter kit},
 type = {inproceedings},
 year = {2017},
 keywords = {Duty Cycle,FPGA,PWM,Rotary encoder,Spartan 3E,Verilog,Xilinx},
 id = {0ef541de-99bc-3fac-8108-7ea3d17cc172},
 created = {2018-09-06T11:22:40.115Z},
 file_attached = {false},
 profile_id = {11ae403c-c558-3358-87f9-dadc957bb57d},
 last_modified = {2018-09-06T11:22:40.115Z},
 read = {false},
 starred = {false},
 authored = {true},
 confirmed = {false},
 hidden = {false},
 private_publication = {false},
 abstract = {© 2017 IEEE. A PWM waveform generator with variable duty cycle has been designed and implemented in this paper. The design has been simulated for different frequencies. The waveform is generated on Spartan 3E FPGA starter kit which has on board rotary encoder. The on board clock signal and rotary encoder generates the required PWM signal. The duty cycle of PWM is varied by rotating the encoder in clockwise and anticlockwise directions. Various frequencies of PWM signal is generated by pressing it up and down. The design has been proposed where duty cycle can be varied from 0 to 100%. The frequency of the on board clock signal i.e., 50 MHz and this has been varied to generate different frequencies. The output can be observed on DSO and CRO. The PWM is used in controlling inverters, electrical motors and many communication and control applications. The usage of FPGA provides the reconfigurable architecture and also provides flexibility as well as economically viable.},
 bibtype = {inproceedings},
 author = {Thakral, S. and Joshi, A.M. and Mehta, U.},
 doi = {10.1109/CIACT.2017.7977372},
 booktitle = {3rd IEEE International Conference on}
}

Downloads: 0