@article{594,
  author = {Daniel S. Truesdell and Jacob Breiholz and Sumanth Kamineni and Ningxi Liu and Albert Magyar and Benton H. Calhoun},
  title = {A 6–140-nW 11 Hz–8.2-kHz DVFS RISC-V Microprocessor Using Scalable Dynamic Leakage-Suppression Logic},
  year = {2019},
  journal = {IEEE solid-state circuits letters},
  url = {https://doi.org/10.1109/lssc.2019.2938897}
}

{"_id":"uMrzSiLAuSyZeagGB","bibbaseid":"truesdell-breiholz-kamineni-liu-magyar-calhoun-a6140nw11hz82khzdvfsriscvmicroprocessorusingscalabledynamicleakagesuppressionlogic-2019","author_short":["Truesdell, D. S.","Breiholz, J.","Kamineni, S.","Liu, N.","Magyar, A.","Calhoun, B. H."],"bibdata":{"bibtype":"article","type":"article","author":[{"firstnames":["Daniel","S."],"propositions":[],"lastnames":["Truesdell"],"suffixes":[]},{"firstnames":["Jacob"],"propositions":[],"lastnames":["Breiholz"],"suffixes":[]},{"firstnames":["Sumanth"],"propositions":[],"lastnames":["Kamineni"],"suffixes":[]},{"firstnames":["Ningxi"],"propositions":[],"lastnames":["Liu"],"suffixes":[]},{"firstnames":["Albert"],"propositions":[],"lastnames":["Magyar"],"suffixes":[]},{"firstnames":["Benton","H."],"propositions":[],"lastnames":["Calhoun"],"suffixes":[]}],"title":"A 6–140-nW 11 Hz–8.2-kHz DVFS RISC-V Microprocessor Using Scalable Dynamic Leakage-Suppression Logic","year":"2019","journal":"IEEE solid-state circuits letters","url":"https://doi.org/10.1109/lssc.2019.2938897","bibtex":"@article{594,\n author = {Daniel S. Truesdell and Jacob Breiholz and Sumanth Kamineni and Ningxi Liu and Albert Magyar and Benton H. Calhoun},\n title = {A 6–140-nW 11 Hz–8.2-kHz DVFS RISC-V Microprocessor Using Scalable Dynamic Leakage-Suppression Logic},\n year = {2019},\n journal = {IEEE solid-state circuits letters},\n url = {https://doi.org/10.1109/lssc.2019.2938897}\n}\n\n","author_short":["Truesdell, D. S.","Breiholz, J.","Kamineni, S.","Liu, N.","Magyar, A.","Calhoun, B. H."],"key":"594","id":"594","bibbaseid":"truesdell-breiholz-kamineni-liu-magyar-calhoun-a6140nw11hz82khzdvfsriscvmicroprocessorusingscalabledynamicleakagesuppressionlogic-2019","role":"author","urls":{"Paper":"https://doi.org/10.1109/lssc.2019.2938897"},"metadata":{"authorlinks":{}}},"bibtype":"article","biburl":"https://bibbase.org/f/fFERMKNwKyHLsDPJ3/Link_Lab_Publications.bib","dataSources":["GXL8BuKffZ6XGRvhu","zTwdZBrCqogZ6yMmD","A9Zuq8B85Rd3bHeNs","zq8E4CA9zBjkA2p7P","b7zvHnuSqhTvwNoon","BE493TFz6wWiE9NkC","BT3X3GwZkCpNDfran","6CYcgzsh5rhZhtcXe","wjuM2yjE6FYvwqbTY","DesgNCELw9F4LSokr","WCSuxR2upo4FXxxRm","JSGNr3KwokFPgXiz5","RbCkvcfqfbgtxTyNT","mwAui9iKniQyhTc49"],"keywords":[],"search_terms":["140","khz","dvfs","risc","microprocessor","using","scalable","dynamic","leakage","suppression","logic","truesdell","breiholz","kamineni","liu","magyar","calhoun"],"title":"A 6–140-nW 11 Hz–8.2-kHz DVFS RISC-V Microprocessor Using Scalable Dynamic Leakage-Suppression Logic","year":2019}