Collecting signatures to model latency tolerance in high-level simulations of microthreaded cores. Uddin, M. I., Jesshope, C. R., van Tol, M. W., & Poss, R. In Proceedings of the 2012 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools, of RAPIDO '12, pages 1–8, New York, NY, USA, January, 2012. ACM. ![Collecting signatures to model latency tolerance in high-level simulations of microthreaded cores [link]](https://bibbase.org/img/filetypes/link.svg "link")
Doi ![Collecting signatures to model latency tolerance in high-level simulations of microthreaded cores [pdf]](https://bibbase.org/img/filetypes/pdf.svg "pdf")
Local doi abstract bibtex The current many-core architectures are generally evaluated using cycle-accurate simulations. However these detailed simulations of the architecture make the evaluation of large programs very slow. Since the focus in many-core architecture is shifting from the performance of individual cores to the overall behavior of the chip, high-level simulations are becoming necessary, which evaluate the same architecture at less detailed level and allow the designer to make quick and reasonably accurate design decisions. We have developed a high-level simulator for the design space exploration of the Microgrid, which is a many-core architecture comprised of many fine-grained multi-threaded cores. This simulator al- lows us to investigate mapping and scheduling strategies of families (i.e. groups of threads) in developing an operating environment for the Microgrid. The previous method to count and evaluate the workload in basic blocks was not accurate enough. The key problem was that with many concurrent threads the latency of certain instructions is hidden because of the multi-threaded nature of the core. This paper presents a technique to determine the execution time of different types of instructions with thread concurrency. We believe to achieve high accuracy in evaluating programs in the high-level simulator.
@inproceedings{mirfan12,
Abstract = {The current many-core architectures are generally evaluated using cycle-accurate simulations. However these detailed simulations of the architecture make the evaluation of large programs very slow. Since the focus in many-core architecture is shifting from the performance of individual cores to the overall behavior of the chip, high-level simulations are becoming necessary, which evaluate the same architecture at less detailed level and allow the designer to make quick and reasonably accurate design decisions. We have developed a high-level simulator for the design space exploration of the Microgrid, which is a many-core architecture comprised of many fine-grained multi-threaded cores. This simulator al- lows us to investigate mapping and scheduling strategies of families (i.e. groups of threads) in developing an operating environment for the Microgrid. The previous method to count and evaluate the workload in basic blocks was not accurate enough. The key problem was that with many concurrent threads the latency of certain instructions is hidden because of the multi-threaded nature of the core. This paper presents a technique to determine the execution time of different types of instructions with thread concurrency. We believe to achieve high accuracy in evaluating programs in the high-level simulator.},
Acmid = {2162132},
Address = {New York, NY, USA},
Author = {Uddin, M. Irfan and Jesshope, Chris R. and van Tol, Michiel W. and Poss, Raphael},
Booktitle = {Proceedings of the 2012 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools},
Doi = {10.1145/2162131.2162132}, Urldoi = {http://dx.doi.org/10.1145/2162131.2162132},
Isbn = {978-1-4503-1114-4},
Keywords = {automatic annotation of basic blocks with performance, estimation, performance estimation},
Location = {Paris, France},
Month = {January},
Numpages = {8},
Pages = {1--8},
Publisher = {ACM},
Read = {1},
Series = {RAPIDO '12},
Title = {Collecting signatures to model latency tolerance in high-level simulations of microthreaded cores},
Urllocal = {pub/mirfan.12.pdf},
Year = {2012},
}
Downloads: 0
{"_id":"9JbYxWnpAWngh4cmq","bibbaseid":"uddin-jesshope-vantol-poss-collectingsignaturestomodellatencytoleranceinhighlevelsimulationsofmicrothreadedcores-2012","downloads":0,"creationDate":"2015-12-14T16:39:13.748Z","title":"Collecting signatures to model latency tolerance in high-level simulations of microthreaded cores","author_short":["Uddin, M. I.","Jesshope, C. R.","van Tol, M. W.","Poss, R."],"year":2012,"bibtype":"inproceedings","biburl":"science.raphael.poss.name/pub.bib","bibdata":{"bibtype":"inproceedings","type":"inproceedings","abstract":"The current many-core architectures are generally evaluated using cycle-accurate simulations. However these detailed simulations of the architecture make the evaluation of large programs very slow. Since the focus in many-core architecture is shifting from the performance of individual cores to the overall behavior of the chip, high-level simulations are becoming necessary, which evaluate the same architecture at less detailed level and allow the designer to make quick and reasonably accurate design decisions. We have developed a high-level simulator for the design space exploration of the Microgrid, which is a many-core architecture comprised of many fine-grained multi-threaded cores. This simulator al- lows us to investigate mapping and scheduling strategies of families (i.e. groups of threads) in developing an operating environment for the Microgrid. The previous method to count and evaluate the workload in basic blocks was not accurate enough. The key problem was that with many concurrent threads the latency of certain instructions is hidden because of the multi-threaded nature of the core. This paper presents a technique to determine the execution time of different types of instructions with thread concurrency. We believe to achieve high accuracy in evaluating programs in the high-level simulator.","acmid":"2162132","address":"New York, NY, USA","author":[{"propositions":[],"lastnames":["Uddin"],"firstnames":["M.","Irfan"],"suffixes":[]},{"propositions":[],"lastnames":["Jesshope"],"firstnames":["Chris","R."],"suffixes":[]},{"propositions":["van"],"lastnames":["Tol"],"firstnames":["Michiel","W."],"suffixes":[]},{"propositions":[],"lastnames":["Poss"],"firstnames":["Raphael"],"suffixes":[]}],"booktitle":"Proceedings of the 2012 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools","doi":"10.1145/2162131.2162132","urldoi":"http://dx.doi.org/10.1145/2162131.2162132","isbn":"978-1-4503-1114-4","keywords":"automatic annotation of basic blocks with performance, estimation, performance estimation","location":"Paris, France","month":"January","numpages":"8","pages":"1–8","publisher":"ACM","read":"1","series":"RAPIDO '12","title":"Collecting signatures to model latency tolerance in high-level simulations of microthreaded cores","urllocal":"pub/mirfan.12.pdf","year":"2012","bibtex":"@inproceedings{mirfan12,\n\tAbstract = {The current many-core architectures are generally evaluated using cycle-accurate simulations. However these detailed simulations of the architecture make the evaluation of large programs very slow. Since the focus in many-core architecture is shifting from the performance of individual cores to the overall behavior of the chip, high-level simulations are becoming necessary, which evaluate the same architecture at less detailed level and allow the designer to make quick and reasonably accurate design decisions. We have developed a high-level simulator for the design space exploration of the Microgrid, which is a many-core architecture comprised of many fine-grained multi-threaded cores. This simulator al- lows us to investigate mapping and scheduling strategies of families (i.e. groups of threads) in developing an operating environment for the Microgrid. The previous method to count and evaluate the workload in basic blocks was not accurate enough. The key problem was that with many concurrent threads the latency of certain instructions is hidden because of the multi-threaded nature of the core. This paper presents a technique to determine the execution time of different types of instructions with thread concurrency. We believe to achieve high accuracy in evaluating programs in the high-level simulator.},\n\tAcmid = {2162132},\n\tAddress = {New York, NY, USA},\n\tAuthor = {Uddin, M. Irfan and Jesshope, Chris R. and van Tol, Michiel W. and Poss, Raphael},\n\tBooktitle = {Proceedings of the 2012 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools},\n\n\n\tDoi = {10.1145/2162131.2162132}, Urldoi = {http://dx.doi.org/10.1145/2162131.2162132},\n\tIsbn = {978-1-4503-1114-4},\n\tKeywords = {automatic annotation of basic blocks with performance, estimation, performance estimation},\n\tLocation = {Paris, France},\n\tMonth = {January},\n\tNumpages = {8},\n\tPages = {1--8},\n\tPublisher = {ACM},\n\tRead = {1},\n\tSeries = {RAPIDO '12},\n\tTitle = {Collecting signatures to model latency tolerance in high-level simulations of microthreaded cores},\n\tUrllocal = {pub/mirfan.12.pdf},\n\tYear = {2012},\n\t\n\t\n\t}\n\n","author_short":["Uddin, M. I.","Jesshope, C. R.","van Tol, M. W.","Poss, R."],"key":"mirfan12","id":"mirfan12","bibbaseid":"uddin-jesshope-vantol-poss-collectingsignaturestomodellatencytoleranceinhighlevelsimulationsofmicrothreadedcores-2012","role":"author","urls":{"Doi":"http://dx.doi.org/10.1145/2162131.2162132","Local":"science.raphael.poss.name/pub/mirfan.12.pdf"},"keyword":["automatic annotation of basic blocks with performance","estimation","performance estimation"],"metadata":{"authorlinks":{"poss, r":"https://bibbase.org/show?bib=https%3A%2F%2Fscience.raphael.poss.name%2Fpub.bib"}},"downloads":0,"html":""},"search_terms":["collecting","signatures","model","latency","tolerance","high","level","simulations","microthreaded","cores","uddin","jesshope","van tol","poss"],"keywords":["automatic annotation of basic blocks with performance","estimation","performance estimation"],"authorIDs":["pgjx6rQxQDmzHuwRK"],"dataSources":["75cdFjzQkYc9cKbYS","ibJp9P4KitKPT3bh2","vwHwD5AQxBhRxMsmz","nMjrEFThibKqpZt4n","ob9Lo6tki9nBzzxK9"]}