Cache-based high-level simulation of the microthreaded many-core architectures. Uddin, I., Poss, R., & Jesshope, C. Journal of Systems Architecture, 60(7):529–552, 2014. ![Cache-based high-level simulation of the microthreaded many-core architectures [link]](https://bibbase.org/img/filetypes/link.svg "link")
Doi doi abstract bibtex 1 download The accuracy of simulated cycles in high-level simulators is generally less than the accuracy in detailed simulators for a single-core systems, because high-level simulators simulate the behaviour of components rather than the components themselves as in detailed simulators. The simulation problem becomes more challenging when simulating many-core systems, where many cores are executing instructions concurrently. In these systems data may be accessed from multiple caches and the abstraction of the instruction execution has to consider the dynamic resource sharing on the whole chip. The problem becomes even more challenging in microthreaded many-core systems, because there may exist concurrent hardware threads. Which means that the latency of long latency operations can be tolerated from many cycles to just few cycles. We have previously presented a simulation technique to improve the accuracy in high-level simulation of microthreaded many-core systems, known as Signature-based high-level simulator, which adapts the throughput of the program based on the type of instructions, number of instructions and number of active threads in the pipeline. However, it disregards the access to different levels of the caches on the many-core system. Accessing L1-cache has far less latency than accessing off-chip memory and if the core is not able to tolerate latency, different levels of caches can not be treated equally. The distributed cache network along with the synchronization-aware coherency protocol in the Microgrid is a complicated memory architecture and it is difficult to simulate its behaviour at a high-level. In this article we present a high-level cache model, which aims to improve the accuracy in high-level simulators for general-purpose many-core systems by adding little complexity to the simulator and without affecting the simulation speed.
@article{irfan14jsa,
Abstract = {The accuracy of simulated cycles in high-level simulators is generally less than the accuracy in detailed simulators for a single-core systems, because high-level simulators simulate the behaviour of components rather than the components themselves as in detailed simulators. The simulation problem becomes more challenging when simulating many-core systems, where many cores are executing instructions concurrently. In these systems data may be accessed from multiple caches and the abstraction of the instruction execution has to consider the dynamic resource sharing on the whole chip. The problem becomes even more challenging in microthreaded many-core systems, because there may exist concurrent hardware threads. Which means that the latency of long latency operations can be tolerated from many cycles to just few cycles. We have previously presented a simulation technique to improve the accuracy in high-level simulation of microthreaded many-core systems, known as Signature-based high-level simulator, which adapts the throughput of the program based on the type of instructions, number of instructions and number of active threads in the pipeline. However, it disregards the access to different levels of the caches on the many-core system. Accessing L1-cache has far less latency than accessing off-chip memory and if the core is not able to tolerate latency, different levels of caches can not be treated equally. The distributed cache network along with the synchronization-aware coherency protocol in the Microgrid is a complicated memory architecture and it is difficult to simulate its behaviour at a high-level. In this article we present a high-level cache model, which aims to improve the accuracy in high-level simulators for general-purpose many-core systems by adding little complexity to the simulator and without affecting the simulation speed.},
Author = {Irfan Uddin and Raphael Poss and Chris Jesshope},
Doi = {10.1016/j.sysarc.2014.05.003}, Urldoi = {http://dx.doi.org/10.1016/j.sysarc.2014.05.003},
Issn = {1383-7621},
Journal = {Journal of Systems Architecture},
Number = {7},
Pages = {529--552},
Title = {Cache-based high-level simulation of the microthreaded many-core architectures},
Volume = {60},
Year = {2014},
}
Downloads: 1
{"_id":{"_str":"538f5c93ad1373bf2700134b"},"__v":0,"authorIDs":["54c2dea9b5fb1e5511000919","5dfafc26fa2bbbde01000122","5e35eb445cd57fde01000070","5e38ff13dc5b8ade01000077","5e64a5962551dede01000063","ZGRaLkjmxPcmJ739z","efnDKftzuGYiXXauW","pgjx6rQxQDmzHuwRK","sCob7zjTXbp95CmbP"],"author_short":["Uddin, I.","Poss, R.","Jesshope, C."],"bibbaseid":"uddin-poss-jesshope-cachebasedhighlevelsimulationofthemicrothreadedmanycorearchitectures-2014","bibdata":{"bibtype":"article","type":"article","abstract":"The accuracy of simulated cycles in high-level simulators is generally less than the accuracy in detailed simulators for a single-core systems, because high-level simulators simulate the behaviour of components rather than the components themselves as in detailed simulators. The simulation problem becomes more challenging when simulating many-core systems, where many cores are executing instructions concurrently. In these systems data may be accessed from multiple caches and the abstraction of the instruction execution has to consider the dynamic resource sharing on the whole chip. The problem becomes even more challenging in microthreaded many-core systems, because there may exist concurrent hardware threads. Which means that the latency of long latency operations can be tolerated from many cycles to just few cycles. We have previously presented a simulation technique to improve the accuracy in high-level simulation of microthreaded many-core systems, known as Signature-based high-level simulator, which adapts the throughput of the program based on the type of instructions, number of instructions and number of active threads in the pipeline. However, it disregards the access to different levels of the caches on the many-core system. Accessing L1-cache has far less latency than accessing off-chip memory and if the core is not able to tolerate latency, different levels of caches can not be treated equally. The distributed cache network along with the synchronization-aware coherency protocol in the Microgrid is a complicated memory architecture and it is difficult to simulate its behaviour at a high-level. In this article we present a high-level cache model, which aims to improve the accuracy in high-level simulators for general-purpose many-core systems by adding little complexity to the simulator and without affecting the simulation speed.","author":[{"firstnames":["Irfan"],"propositions":[],"lastnames":["Uddin"],"suffixes":[]},{"firstnames":["Raphael"],"propositions":[],"lastnames":["Poss"],"suffixes":[]},{"firstnames":["Chris"],"propositions":[],"lastnames":["Jesshope"],"suffixes":[]}],"doi":"10.1016/j.sysarc.2014.05.003","urldoi":"http://dx.doi.org/10.1016/j.sysarc.2014.05.003","issn":"1383-7621","journal":"Journal of Systems Architecture","number":"7","pages":"529–552","title":"Cache-based high-level simulation of the microthreaded many-core architectures","volume":"60","year":"2014","bibtex":"@article{irfan14jsa,\n\tAbstract = {The accuracy of simulated cycles in high-level simulators is generally less than the accuracy in detailed simulators for a single-core systems, because high-level simulators simulate the behaviour of components rather than the components themselves as in detailed simulators. The simulation problem becomes more challenging when simulating many-core systems, where many cores are executing instructions concurrently. In these systems data may be accessed from multiple caches and the abstraction of the instruction execution has to consider the dynamic resource sharing on the whole chip. The problem becomes even more challenging in microthreaded many-core systems, because there may exist concurrent hardware threads. Which means that the latency of long latency operations can be tolerated from many cycles to just few cycles. We have previously presented a simulation technique to improve the accuracy in high-level simulation of microthreaded many-core systems, known as Signature-based high-level simulator, which adapts the throughput of the program based on the type of instructions, number of instructions and number of active threads in the pipeline. However, it disregards the access to different levels of the caches on the many-core system. Accessing L1-cache has far less latency than accessing off-chip memory and if the core is not able to tolerate latency, different levels of caches can not be treated equally. The distributed cache network along with the synchronization-aware coherency protocol in the Microgrid is a complicated memory architecture and it is difficult to simulate its behaviour at a high-level. In this article we present a high-level cache model, which aims to improve the accuracy in high-level simulators for general-purpose many-core systems by adding little complexity to the simulator and without affecting the simulation speed.},\n\tAuthor = {Irfan Uddin and Raphael Poss and Chris Jesshope},\n\n\n\tDoi = {10.1016/j.sysarc.2014.05.003}, Urldoi = {http://dx.doi.org/10.1016/j.sysarc.2014.05.003},\n\tIssn = {1383-7621},\n\tJournal = {Journal of Systems Architecture},\n\tNumber = {7},\n\tPages = {529--552},\n\tTitle = {Cache-based high-level simulation of the microthreaded many-core architectures},\n\tVolume = {60},\n\tYear = {2014},\n\t}\n\n","author_short":["Uddin, I.","Poss, R.","Jesshope, C."],"key":"irfan14jsa","id":"irfan14jsa","bibbaseid":"uddin-poss-jesshope-cachebasedhighlevelsimulationofthemicrothreadedmanycorearchitectures-2014","role":"author","urls":{"Doi":"http://dx.doi.org/10.1016/j.sysarc.2014.05.003"},"metadata":{"authorlinks":{"poss, r":"https://bibbase.org/show?bib=https%3A%2F%2Fscience.raphael.poss.name%2Fpub.bib"}},"downloads":1,"html":""},"bibtype":"article","biburl":"science.raphael.poss.name/pub.bib","downloads":1,"keywords":[],"search_terms":["cache","based","high","level","simulation","microthreaded","many","core","architectures","uddin","poss","jesshope"],"title":"Cache-based high-level simulation of the microthreaded many-core architectures","year":2014,"dataSources":["75cdFjzQkYc9cKbYS","nMjrEFThibKqpZt4n","ob9Lo6tki9nBzzxK9"]}