@inproceedings{DBLP:conf/dsd/ValenciaPR21,
  author    = {Felipe Valencia and
               Ilia Polian and
               Francesco Regazzoni},
  editor    = {Francesco Leporati and
               Salvatore Vitabile and
               Amund Skavhaug},
  title     = {Extending Circuit Design Flow for Early Assessment of Fault Attack
               Vulnerabilities},
  booktitle = {24th Euromicro Conference on Digital System Design, {DSD} 2021, Palermo,
               Spain, September 1-3, 2021},
  pages     = {385--388},
  publisher = {{IEEE}},
  year      = {2021},
  url       = {https://doi.org/10.1109/DSD53832.2021.00065},
  doi       = {10.1109/DSD53832.2021.00065},
  timestamp = {Fri, 15 Oct 2021 14:43:22 +0200},
  biburl    = {https://dblp.org/rec/conf/dsd/ValenciaPR21.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

{"_id":"BL2tBLRZLHWKsY2pH","bibbaseid":"valencia-polian-regazzoni-extendingcircuitdesignflowforearlyassessmentoffaultattackvulnerabilities-2021","author_short":["Valencia, F.","Polian, I.","Regazzoni, F."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","author":[{"firstnames":["Felipe"],"propositions":[],"lastnames":["Valencia"],"suffixes":[]},{"firstnames":["Ilia"],"propositions":[],"lastnames":["Polian"],"suffixes":[]},{"firstnames":["Francesco"],"propositions":[],"lastnames":["Regazzoni"],"suffixes":[]}],"editor":[{"firstnames":["Francesco"],"propositions":[],"lastnames":["Leporati"],"suffixes":[]},{"firstnames":["Salvatore"],"propositions":[],"lastnames":["Vitabile"],"suffixes":[]},{"firstnames":["Amund"],"propositions":[],"lastnames":["Skavhaug"],"suffixes":[]}],"title":"Extending Circuit Design Flow for Early Assessment of Fault Attack Vulnerabilities","booktitle":"24th Euromicro Conference on Digital System Design, DSD 2021, Palermo, Spain, September 1-3, 2021","pages":"385–388","publisher":"IEEE","year":"2021","url":"https://doi.org/10.1109/DSD53832.2021.00065","doi":"10.1109/DSD53832.2021.00065","timestamp":"Fri, 15 Oct 2021 14:43:22 +0200","biburl":"https://dblp.org/rec/conf/dsd/ValenciaPR21.bib","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@inproceedings{DBLP:conf/dsd/ValenciaPR21,\n author = {Felipe Valencia and\n Ilia Polian and\n Francesco Regazzoni},\n editor = {Francesco Leporati and\n Salvatore Vitabile and\n Amund Skavhaug},\n title = {Extending Circuit Design Flow for Early Assessment of Fault Attack\n Vulnerabilities},\n booktitle = {24th Euromicro Conference on Digital System Design, {DSD} 2021, Palermo,\n Spain, September 1-3, 2021},\n pages = {385--388},\n publisher = {{IEEE}},\n year = {2021},\n url = {https://doi.org/10.1109/DSD53832.2021.00065},\n doi = {10.1109/DSD53832.2021.00065},\n timestamp = {Fri, 15 Oct 2021 14:43:22 +0200},\n biburl = {https://dblp.org/rec/conf/dsd/ValenciaPR21.bib},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Valencia, F.","Polian, I.","Regazzoni, F."],"editor_short":["Leporati, F.","Vitabile, S.","Skavhaug, A."],"key":"DBLP:conf/dsd/ValenciaPR21","id":"DBLP:conf/dsd/ValenciaPR21","bibbaseid":"valencia-polian-regazzoni-extendingcircuitdesignflowforearlyassessmentoffaultattackvulnerabilities-2021","role":"author","urls":{"Paper":"https://doi.org/10.1109/DSD53832.2021.00065"},"metadata":{"authorlinks":{}}},"bibtype":"inproceedings","biburl":"https://bibbase.org/f/QK7udauu9oYiG86Rs/bib.bib","dataSources":["H8x2obrhjRLyjakpF","ZuojF5jycEf8Xjgko","8gxn7AaKRh7GxNQNx","9LEB4ahCAz8Pkq58E","ZsvDCPRnhBRRCnWQ5"],"keywords":[],"search_terms":["extending","circuit","design","flow","early","assessment","fault","attack","vulnerabilities","valencia","polian","regazzoni"],"title":"Extending Circuit Design Flow for Early Assessment of Fault Attack Vulnerabilities","year":2021}