Hardware Efficient Narrow Band FIR Filter. Venugopalan, V., Abed, K., Siferd, R., & Nerurkar, S. In The 45th Midwest Symposium on Circuits and Systems, (MWSCAS-2002), volume 2, pages 223-226, September, 2002. abstract bibtex This paper presents a novel approach to implement a narrow band Finite Impulse Response (FIR) digital filter that requires less hardware than traditional FIR filter implementations. The hardware efficient Canonic Signed Digit (CSD) multiplier is used instead of the conventional multiplier to reduce the hardware. The digital filter has been initially designed using Simulink, DSP Blockset and has been tested for the required frequency response using Matlab. The FIR filter has been modeled and verified using Verilog HDL and is implemented using FPGA Xilinx 4000 technology. The use of the multistage multirate approach for the design of the FIR filter stages results in a hardware saving of about 80%.
@inproceedings{Venugopal2002Hardware-e,
abstract = {This paper presents a novel approach to implement a narrow band Finite Impulse Response (FIR) digital filter that requires less hardware than traditional FIR filter implementations. The hardware efficient Canonic Signed Digit (CSD) multiplier is used instead of the conventional multiplier to reduce the hardware. The digital filter has been initially designed using Simulink, DSP Blockset and has been tested for the required frequency response using Matlab. The FIR filter has been modeled and verified using Verilog HDL and is implemented using FPGA Xilinx 4000 technology. The use of the multistage multirate approach for the design of the FIR filter stages results in a hardware saving of about 80{%}.},
author = {Venugopalan, Vivek and Abed, Khalid and Siferd, Raymond and Nerurkar, Shailesh},
booktitle = {The 45th Midwest Symposium on Circuits and Systems, (MWSCAS-2002)},
date-added = {2020-01-15 12:00:21 -0500},
date-modified = {2020-01-15 12:00:21 -0500},
keywords = {FIR filters; field programmable gate arrays; frequency response; CSD multiplier; DSP Blockset; FPGA Xilinx 4000; Matlab; Simulink; Verilog HDL model; frequency response; hardware efficiency; multistage multirate design; narrow-band FIR digital filter},
pages = {223-226},
title = {{Hardware Efficient Narrow Band FIR Filter}},
ty = {CONF},
vo = {2},
volume = {2},
year = {2002},
month = sep,
Bdsk-File-1 = {YnBsaXN0MDDSAQIDBFxyZWxhdGl2ZVBhdGhZYWxpYXNEYXRhXxAwLi4vLi4vcmVmZXJlbmNlcy9QREYvVmVudWdvcGFsMjAwMkhhcmR3YXJlLWUucGRmTxEBkgAAAAABkgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////G1ZlbnVnb3BhbDIwMDJIYXJkd2FyZS1lLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAAAgADAAAKIGN1AAAAAAAAAAAAAAAAAANQREYAAAIAQS86VXNlcnM6dml2ZWt2OkRyb3Bib3g6cmVmZXJlbmNlczpQREY6VmVudWdvcGFsMjAwMkhhcmR3YXJlLWUucGRmAAAOADgAGwBWAGUAbgB1AGcAbwBwAGEAbAAyADAAMAAyAEgAYQByAGQAdwBhAHIAZQAtAGUALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAD9Vc2Vycy92aXZla3YvRHJvcGJveC9yZWZlcmVuY2VzL1BERi9WZW51Z29wYWwyMDAySGFyZHdhcmUtZS5wZGYAABMAAS8AABUAAgAN//8AAAAIAA0AGgAkAFcAAAAAAAACAQAAAAAAAAAFAAAAAAAAAAAAAAAAAAAB7Q==}}
Downloads: 0
{"_id":"d8BFw8qWaQGHi3GS4","bibbaseid":"venugopalan-abed-siferd-nerurkar-hardwareefficientnarrowbandfirfilter-2002","author_short":["Venugopalan, V.","Abed, K.","Siferd, R.","Nerurkar, S."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","abstract":"This paper presents a novel approach to implement a narrow band Finite Impulse Response (FIR) digital filter that requires less hardware than traditional FIR filter implementations. The hardware efficient Canonic Signed Digit (CSD) multiplier is used instead of the conventional multiplier to reduce the hardware. The digital filter has been initially designed using Simulink, DSP Blockset and has been tested for the required frequency response using Matlab. The FIR filter has been modeled and verified using Verilog HDL and is implemented using FPGA Xilinx 4000 technology. The use of the multistage multirate approach for the design of the FIR filter stages results in a hardware saving of about 80%.","author":[{"propositions":[],"lastnames":["Venugopalan"],"firstnames":["Vivek"],"suffixes":[]},{"propositions":[],"lastnames":["Abed"],"firstnames":["Khalid"],"suffixes":[]},{"propositions":[],"lastnames":["Siferd"],"firstnames":["Raymond"],"suffixes":[]},{"propositions":[],"lastnames":["Nerurkar"],"firstnames":["Shailesh"],"suffixes":[]}],"booktitle":"The 45th Midwest Symposium on Circuits and Systems, (MWSCAS-2002)","date-added":"2020-01-15 12:00:21 -0500","date-modified":"2020-01-15 12:00:21 -0500","keywords":"FIR filters; field programmable gate arrays; frequency response; CSD multiplier; DSP Blockset; FPGA Xilinx 4000; Matlab; Simulink; Verilog HDL model; frequency response; hardware efficiency; multistage multirate design; narrow-band FIR digital filter","pages":"223-226","title":"Hardware Efficient Narrow Band FIR Filter","ty":"CONF","vo":"2","volume":"2","year":"2002","month":"September","bdsk-file-1":"YnBsaXN0MDDSAQIDBFxyZWxhdGl2ZVBhdGhZYWxpYXNEYXRhXxAwLi4vLi4vcmVmZXJlbmNlcy9QREYvVmVudWdvcGFsMjAwMkhhcmR3YXJlLWUucGRmTxEBkgAAAAABkgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////G1ZlbnVnb3BhbDIwMDJIYXJkd2FyZS1lLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAAAgADAAAKIGN1AAAAAAAAAAAAAAAAAANQREYAAAIAQS86VXNlcnM6dml2ZWt2OkRyb3Bib3g6cmVmZXJlbmNlczpQREY6VmVudWdvcGFsMjAwMkhhcmR3YXJlLWUucGRmAAAOADgAGwBWAGUAbgB1AGcAbwBwAGEAbAAyADAAMAAyAEgAYQByAGQAdwBhAHIAZQAtAGUALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAD9Vc2Vycy92aXZla3YvRHJvcGJveC9yZWZlcmVuY2VzL1BERi9WZW51Z29wYWwyMDAySGFyZHdhcmUtZS5wZGYAABMAAS8AABUAAgAN//8AAAAIAA0AGgAkAFcAAAAAAAACAQAAAAAAAAAFAAAAAAAAAAAAAAAAAAAB7Q==","bibtex":"@inproceedings{Venugopal2002Hardware-e,\n\tabstract = {This paper presents a novel approach to implement a narrow band Finite Impulse Response (FIR) digital filter that requires less hardware than traditional FIR filter implementations. The hardware efficient Canonic Signed Digit (CSD) multiplier is used instead of the conventional multiplier to reduce the hardware. The digital filter has been initially designed using Simulink, DSP Blockset and has been tested for the required frequency response using Matlab. The FIR filter has been modeled and verified using Verilog HDL and is implemented using FPGA Xilinx 4000 technology. The use of the multistage multirate approach for the design of the FIR filter stages results in a hardware saving of about 80{%}.},\n\tauthor = {Venugopalan, Vivek and Abed, Khalid and Siferd, Raymond and Nerurkar, Shailesh},\n\tbooktitle = {The 45th Midwest Symposium on Circuits and Systems, (MWSCAS-2002)},\n\tdate-added = {2020-01-15 12:00:21 -0500},\n\tdate-modified = {2020-01-15 12:00:21 -0500},\n\tkeywords = {FIR filters; field programmable gate arrays; frequency response; CSD multiplier; DSP Blockset; FPGA Xilinx 4000; Matlab; Simulink; Verilog HDL model; frequency response; hardware efficiency; multistage multirate design; narrow-band FIR digital filter},\n\tpages = {223-226},\n\ttitle = {{Hardware Efficient Narrow Band FIR Filter}},\n\tty = {CONF},\n\tvo = {2},\n\tvolume = {2},\n\tyear = {2002},\n\tmonth = sep,\n\tBdsk-File-1 = {YnBsaXN0MDDSAQIDBFxyZWxhdGl2ZVBhdGhZYWxpYXNEYXRhXxAwLi4vLi4vcmVmZXJlbmNlcy9QREYvVmVudWdvcGFsMjAwMkhhcmR3YXJlLWUucGRmTxEBkgAAAAABkgACAAAMTWFjaW50b3NoIEhEAAAAAAAAAAAAAAAAAAAAAAAAAEJEAAH/////G1ZlbnVnb3BhbDIwMDJIYXJkd2FyZS1lLnBkZgAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAP////8AAAAAAAAAAAAAAAAAAgADAAAKIGN1AAAAAAAAAAAAAAAAAANQREYAAAIAQS86VXNlcnM6dml2ZWt2OkRyb3Bib3g6cmVmZXJlbmNlczpQREY6VmVudWdvcGFsMjAwMkhhcmR3YXJlLWUucGRmAAAOADgAGwBWAGUAbgB1AGcAbwBwAGEAbAAyADAAMAAyAEgAYQByAGQAdwBhAHIAZQAtAGUALgBwAGQAZgAPABoADABNAGEAYwBpAG4AdABvAHMAaAAgAEgARAASAD9Vc2Vycy92aXZla3YvRHJvcGJveC9yZWZlcmVuY2VzL1BERi9WZW51Z29wYWwyMDAySGFyZHdhcmUtZS5wZGYAABMAAS8AABUAAgAN//8AAAAIAA0AGgAkAFcAAAAAAAACAQAAAAAAAAAFAAAAAAAAAAAAAAAAAAAB7Q==}}\n\n","author_short":["Venugopalan, V.","Abed, K.","Siferd, R.","Nerurkar, S."],"bibbaseid":"venugopalan-abed-siferd-nerurkar-hardwareefficientnarrowbandfirfilter-2002","role":"author","urls":{},"keyword":["FIR filters; field programmable gate arrays; frequency response; CSD multiplier; DSP Blockset; FPGA Xilinx 4000; Matlab; Simulink; Verilog HDL model; frequency response; hardware efficiency; multistage multirate design; narrow-band FIR digital filter"],"metadata":{"authorlinks":{}}},"bibtype":"inproceedings","biburl":"https://bibbase.org/f/R3LGkkqj3uPfqr3NM/vivekv-isi-edu.bib","dataSources":["i5A8jKqyW67R7nn75","oodiEqv3HQNeZtGeC"],"keywords":["fir filters; field programmable gate arrays; frequency response; csd multiplier; dsp blockset; fpga xilinx 4000; matlab; simulink; verilog hdl model; frequency response; hardware efficiency; multistage multirate design; narrow-band fir digital filter"],"search_terms":["hardware","efficient","narrow","band","fir","filter","venugopalan","abed","siferd","nerurkar"],"title":"Hardware Efficient Narrow Band FIR Filter","year":2002}