FPGA Placement Improvement Using a Genetic Algorithm and the Routing Algorithm as a Cost Function. Veredas, F. & Carmona, E. J. In Novotný, M., Konofaos, N., & Skavhaug, A., editors, 21st Euromicro Conference on Digital System Design, DSD 2018, Prague, Czech Republic, August 29-31, 2018, pages 70–76, 2018. IEEE Computer Society. Paper doi bibtex @inproceedings{DBLP:conf/dsd/VeredasC18,
author = {Francisco{-}Javier Veredas and
Enrique J. Carmona},
editor = {Martin Novotn{\'{y}} and
Nikos Konofaos and
Amund Skavhaug},
title = {{FPGA} Placement Improvement Using a Genetic Algorithm and the Routing
Algorithm as a Cost Function},
booktitle = {21st Euromicro Conference on Digital System Design, {DSD} 2018, Prague,
Czech Republic, August 29-31, 2018},
pages = {70--76},
publisher = {{IEEE} Computer Society},
year = {2018},
url = {https://doi.org/10.1109/DSD.2018.00026},
doi = {10.1109/DSD.2018.00026},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dsd/VeredasC18.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
Downloads: 0
{"_id":"fHppzvbKZ55WC3t6K","bibbaseid":"veredas-carmona-fpgaplacementimprovementusingageneticalgorithmandtheroutingalgorithmasacostfunction-2018","downloads":0,"creationDate":"2018-12-05T08:36:35.236Z","title":"FPGA Placement Improvement Using a Genetic Algorithm and the Routing Algorithm as a Cost Function","author_short":["Veredas, F.","Carmona, E. J."],"year":2018,"bibtype":"inproceedings","biburl":"https://dblp.org/search/publ/api%3Fformat%3Dbib%26h%3D1000%26rd%3D1a%26q%3Dauthor%3AJos%C3%A9_R._%C3%81lvarez%3A%7Cauthor%3AMargarita_Bachiller%3A%7Cauthor%3AMargarita_Bachiller_Mayoral%3A%7Cauthor%3AEnrique_J._Carmona%3A%7Cauthor%3AJos%C3%A9_Manuel_Cuadra_Troncoso%3A%7Cauthor%3AJos%C3%A9_Luis_Fern%C3%A1ndez-Vindel%3A%7Cauthor%3ACarolina_Ma%C3%B1oso%3A%7Cauthor%3ARafael_Mart%C3%ADnez-Tom%C3%A1s%3A%7Cauthor%3AF%C3%A9lix_de_la_Paz%3A%7Cauthor%3AAngel_P%C3%A9rez_de_Madrid%3A%7Cauthor%3AMariano_Rinc%C3%B3n%3A%7Cauthor%3AMiguel_Romero_0003%3A%7Cauthor%3AMiguel_Romero_Hortelano%3A","bibdata":{"bibtype":"inproceedings","type":"inproceedings","author":[{"firstnames":["Francisco-Javier"],"propositions":[],"lastnames":["Veredas"],"suffixes":[]},{"firstnames":["Enrique","J."],"propositions":[],"lastnames":["Carmona"],"suffixes":[]}],"editor":[{"firstnames":["Martin"],"propositions":[],"lastnames":["Novotný"],"suffixes":[]},{"firstnames":["Nikos"],"propositions":[],"lastnames":["Konofaos"],"suffixes":[]},{"firstnames":["Amund"],"propositions":[],"lastnames":["Skavhaug"],"suffixes":[]}],"title":"FPGA Placement Improvement Using a Genetic Algorithm and the Routing Algorithm as a Cost Function","booktitle":"21st Euromicro Conference on Digital System Design, DSD 2018, Prague, Czech Republic, August 29-31, 2018","pages":"70–76","publisher":"IEEE Computer Society","year":"2018","url":"https://doi.org/10.1109/DSD.2018.00026","doi":"10.1109/DSD.2018.00026","timestamp":"Thu, 23 Mar 2023 00:00:00 +0100","biburl":"https://dblp.org/rec/conf/dsd/VeredasC18.bib","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@inproceedings{DBLP:conf/dsd/VeredasC18,\n author = {Francisco{-}Javier Veredas and\n Enrique J. Carmona},\n editor = {Martin Novotn{\\'{y}} and\n Nikos Konofaos and\n Amund Skavhaug},\n title = {{FPGA} Placement Improvement Using a Genetic Algorithm and the Routing\n Algorithm as a Cost Function},\n booktitle = {21st Euromicro Conference on Digital System Design, {DSD} 2018, Prague,\n Czech Republic, August 29-31, 2018},\n pages = {70--76},\n publisher = {{IEEE} Computer Society},\n year = {2018},\n url = {https://doi.org/10.1109/DSD.2018.00026},\n doi = {10.1109/DSD.2018.00026},\n timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},\n biburl = {https://dblp.org/rec/conf/dsd/VeredasC18.bib},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Veredas, F.","Carmona, E. J."],"editor_short":["Novotný, M.","Konofaos, N.","Skavhaug, A."],"key":"DBLP:conf/dsd/VeredasC18","id":"DBLP:conf/dsd/VeredasC18","bibbaseid":"veredas-carmona-fpgaplacementimprovementusingageneticalgorithmandtheroutingalgorithmasacostfunction-2018","role":"author","urls":{"Paper":"https://doi.org/10.1109/DSD.2018.00026"},"metadata":{"authorlinks":{}},"downloads":0,"html":""},"search_terms":["fpga","placement","improvement","using","genetic","algorithm","routing","algorithm","cost","function","veredas","carmona"],"keywords":[],"authorIDs":[],"dataSources":["hvdAyweRLmZ5ekJRL","TYePHFuADQcpEYz7b","efmDKLAq7KPQEGx86","mBLCo6KKCGPm3zsbT","FPiBwpktEjGDAYq8N","sWombdJtSq5piq2t4","CMskC9HN33E2f7e6H"]}