Effective Contraction of Timed STGs for Decomposition Based Timed Circuit Synthesis. Yoneda, T. & Myers, C. J. In Automated Technology for Verification and Analysis, 4th International Symposium, ATVA 2006, Beijing, China, October 23-26, 2006, pages 229–244, 2006. Paper doi bibtex @inproceedings{DBLP:conf/atva/YonedaM06,
author = {Tomohiro Yoneda and
Chris J. Myers},
title = {Effective Contraction of Timed STGs for Decomposition Based Timed
Circuit Synthesis},
booktitle = {Automated Technology for Verification and Analysis, 4th International
Symposium, {ATVA} 2006, Beijing, China, October 23-26, 2006},
pages = {229--244},
year = {2006},
crossref = {DBLP:conf/atva/2006},
url = {https://doi.org/10.1007/11901914\_19},
doi = {10.1007/11901914\_19},
timestamp = {Tue, 14 May 2019 10:00:49 +0200},
biburl = {https://dblp.org/rec/bib/conf/atva/YonedaM06},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
Downloads: 0
{"_id":"GNpbyMY3a6DRKC5xk","bibbaseid":"yoneda-myers-effectivecontractionoftimedstgsfordecompositionbasedtimedcircuitsynthesis-2006","authorIDs":[],"author_short":["Yoneda, T.","Myers, C. J."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","author":[{"firstnames":["Tomohiro"],"propositions":[],"lastnames":["Yoneda"],"suffixes":[]},{"firstnames":["Chris","J."],"propositions":[],"lastnames":["Myers"],"suffixes":[]}],"title":"Effective Contraction of Timed STGs for Decomposition Based Timed Circuit Synthesis","booktitle":"Automated Technology for Verification and Analysis, 4th International Symposium, ATVA 2006, Beijing, China, October 23-26, 2006","pages":"229–244","year":"2006","crossref":"DBLP:conf/atva/2006","url":"https://doi.org/10.1007/11901914_19","doi":"10.1007/11901914_19","timestamp":"Tue, 14 May 2019 10:00:49 +0200","biburl":"https://dblp.org/rec/bib/conf/atva/YonedaM06","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@inproceedings{DBLP:conf/atva/YonedaM06,\n author = {Tomohiro Yoneda and\n Chris J. Myers},\n title = {Effective Contraction of Timed STGs for Decomposition Based Timed\n Circuit Synthesis},\n booktitle = {Automated Technology for Verification and Analysis, 4th International\n Symposium, {ATVA} 2006, Beijing, China, October 23-26, 2006},\n pages = {229--244},\n year = {2006},\n crossref = {DBLP:conf/atva/2006},\n url = {https://doi.org/10.1007/11901914\\_19},\n doi = {10.1007/11901914\\_19},\n timestamp = {Tue, 14 May 2019 10:00:49 +0200},\n biburl = {https://dblp.org/rec/bib/conf/atva/YonedaM06},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Yoneda, T.","Myers, C. J."],"key":"DBLP:conf/atva/YonedaM06","id":"DBLP:conf/atva/YonedaM06","bibbaseid":"yoneda-myers-effectivecontractionoftimedstgsfordecompositionbasedtimedcircuitsynthesis-2006","role":"author","urls":{"Paper":"https://doi.org/10.1007/11901914_19"},"downloads":0,"html":""},"bibtype":"inproceedings","biburl":"https://ycunxi.github.io/utah-csl/bibtex/all.bib","creationDate":"2019-11-14T21:37:03.888Z","downloads":0,"keywords":[],"search_terms":["effective","contraction","timed","stgs","decomposition","based","timed","circuit","synthesis","yoneda","myers"],"title":"Effective Contraction of Timed STGs for Decomposition Based Timed Circuit Synthesis","year":2006,"dataSources":["L6BLFSB28hKk5Nt67"]}