@inproceedings{conf/cicc/YoshimotoMTSKY13,
  added-at = {2024-03-11T00:00:00.000+0100},
  author = {Yoshimoto, Shusuke and Miyano, Shinji and Takamiya, Makoto and Shinohara, Hirofumi and Kawaguchi, Hiroshi and Yoshimoto, Masahiko},
  biburl = {https://www.bibsonomy.org/bibtex/2374fcaefbc698d964bcdfa974f4dd5fa/dblp},
  booktitle = {CICC},
  crossref = {conf/cicc/2013},
  ee = {https://doi.org/10.1109/CICC.2013.6658537},
  interhash = {89c6680332be6fbc4550bf03cab30171},
  intrahash = {374fcaefbc698d964bcdfa974f4dd5fa},
  keywords = {dblp},
  pages = {1-4},
  publisher = {IEEE},
  timestamp = {2024-04-10T22:11:07.000+0200},
  title = {A 40-nm 8T SRAM with selective source line control of read bitlines and address preset structure.},
  url = {http://dblp.uni-trier.de/db/conf/cicc/cicc2013.html#YoshimotoMTSKY13},
  year = 2013
}

{"_id":"2AZS7reJwvn88jvzp","bibbaseid":"yoshimoto-miyano-takamiya-shinohara-kawaguchi-yoshimoto-a40nm8tsramwithselectivesourcelinecontrolofreadbitlinesandaddresspresetstructure-2013","author_short":["Yoshimoto, S.","Miyano, S.","Takamiya, M.","Shinohara, H.","Kawaguchi, H.","Yoshimoto, M."],"bibdata":{"bibtype":"inproceedings","type":"inproceedings","added-at":"2024-03-11T00:00:00.000+0100","author":[{"propositions":[],"lastnames":["Yoshimoto"],"firstnames":["Shusuke"],"suffixes":[]},{"propositions":[],"lastnames":["Miyano"],"firstnames":["Shinji"],"suffixes":[]},{"propositions":[],"lastnames":["Takamiya"],"firstnames":["Makoto"],"suffixes":[]},{"propositions":[],"lastnames":["Shinohara"],"firstnames":["Hirofumi"],"suffixes":[]},{"propositions":[],"lastnames":["Kawaguchi"],"firstnames":["Hiroshi"],"suffixes":[]},{"propositions":[],"lastnames":["Yoshimoto"],"firstnames":["Masahiko"],"suffixes":[]}],"biburl":"https://www.bibsonomy.org/bibtex/2374fcaefbc698d964bcdfa974f4dd5fa/dblp","booktitle":"CICC","crossref":"conf/cicc/2013","ee":"https://doi.org/10.1109/CICC.2013.6658537","interhash":"89c6680332be6fbc4550bf03cab30171","intrahash":"374fcaefbc698d964bcdfa974f4dd5fa","keywords":"dblp","pages":"1-4","publisher":"IEEE","timestamp":"2024-04-10T22:11:07.000+0200","title":"A 40-nm 8T SRAM with selective source line control of read bitlines and address preset structure.","url":"http://dblp.uni-trier.de/db/conf/cicc/cicc2013.html#YoshimotoMTSKY13","year":"2013","bibtex":"@inproceedings{conf/cicc/YoshimotoMTSKY13,\n added-at = {2024-03-11T00:00:00.000+0100},\n author = {Yoshimoto, Shusuke and Miyano, Shinji and Takamiya, Makoto and Shinohara, Hirofumi and Kawaguchi, Hiroshi and Yoshimoto, Masahiko},\n biburl = {https://www.bibsonomy.org/bibtex/2374fcaefbc698d964bcdfa974f4dd5fa/dblp},\n booktitle = {CICC},\n crossref = {conf/cicc/2013},\n ee = {https://doi.org/10.1109/CICC.2013.6658537},\n interhash = {89c6680332be6fbc4550bf03cab30171},\n intrahash = {374fcaefbc698d964bcdfa974f4dd5fa},\n keywords = {dblp},\n pages = {1-4},\n publisher = {IEEE},\n timestamp = {2024-04-10T22:11:07.000+0200},\n title = {A 40-nm 8T SRAM with selective source line control of read bitlines and address preset structure.},\n url = {http://dblp.uni-trier.de/db/conf/cicc/cicc2013.html#YoshimotoMTSKY13},\n year = 2013\n}\n\n","author_short":["Yoshimoto, S.","Miyano, S.","Takamiya, M.","Shinohara, H.","Kawaguchi, H.","Yoshimoto, M."],"key":"conf/cicc/YoshimotoMTSKY13","id":"conf/cicc/YoshimotoMTSKY13","bibbaseid":"yoshimoto-miyano-takamiya-shinohara-kawaguchi-yoshimoto-a40nm8tsramwithselectivesourcelinecontrolofreadbitlinesandaddresspresetstructure-2013","role":"author","urls":{"Link":"https://doi.org/10.1109/CICC.2013.6658537","Paper":"http://dblp.uni-trier.de/db/conf/cicc/cicc2013.html#YoshimotoMTSKY13"},"keyword":["dblp"],"metadata":{"authorlinks":{}},"downloads":0,"html":""},"bibtype":"inproceedings","biburl":"http://www.bibsonomy.org/bib/author/Kawaguchi?items=1000","dataSources":["LMwAa6kDzduetX9sY"],"keywords":["dblp"],"search_terms":["sram","selective","source","line","control","read","bitlines","address","preset","structure","yoshimoto","miyano","takamiya","shinohara","kawaguchi","yoshimoto"],"title":"A 40-nm 8T SRAM with selective source line control of read bitlines and address preset structure.","year":2013}