@article{DBLP:journals/tcad/ZhengMWLY06,
  author    = {Hao Zheng and
               Chris J. Myers and
               David Walter and
               Scott Little and
               Tomohiro Yoneda},
  title     = {Verification of timed circuits with failure-directed abstractions},
  journal   = {{IEEE} Trans. on {CAD} of Integrated Circuits and Systems},
  volume    = {25},
  number    = {3},
  pages     = {403--412},
  year      = {2006},
  url       = {https://doi.org/10.1109/TCAD.2005.854638},
  doi       = {10.1109/TCAD.2005.854638},
  timestamp = {Sun, 02 Jun 2019 01:00:00 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/tcad/ZhengMWLY06},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

{"_id":"TH8uLvzCPX2DPrvq5","bibbaseid":"zheng-myers-walter-little-yoneda-verificationoftimedcircuitswithfailuredirectedabstractions-2006","authorIDs":[],"author_short":["Zheng, H.","Myers, C. J.","Walter, D.","Little, S.","Yoneda, T."],"bibdata":{"bibtype":"article","type":"article","author":[{"firstnames":["Hao"],"propositions":[],"lastnames":["Zheng"],"suffixes":[]},{"firstnames":["Chris","J."],"propositions":[],"lastnames":["Myers"],"suffixes":[]},{"firstnames":["David"],"propositions":[],"lastnames":["Walter"],"suffixes":[]},{"firstnames":["Scott"],"propositions":[],"lastnames":["Little"],"suffixes":[]},{"firstnames":["Tomohiro"],"propositions":[],"lastnames":["Yoneda"],"suffixes":[]}],"title":"Verification of timed circuits with failure-directed abstractions","journal":"IEEE Trans. on CAD of Integrated Circuits and Systems","volume":"25","number":"3","pages":"403–412","year":"2006","url":"https://doi.org/10.1109/TCAD.2005.854638","doi":"10.1109/TCAD.2005.854638","timestamp":"Sun, 02 Jun 2019 01:00:00 +0200","biburl":"https://dblp.org/rec/bib/journals/tcad/ZhengMWLY06","bibsource":"dblp computer science bibliography, https://dblp.org","bibtex":"@article{DBLP:journals/tcad/ZhengMWLY06,\n author = {Hao Zheng and\n Chris J. Myers and\n David Walter and\n Scott Little and\n Tomohiro Yoneda},\n title = {Verification of timed circuits with failure-directed abstractions},\n journal = {{IEEE} Trans. on {CAD} of Integrated Circuits and Systems},\n volume = {25},\n number = {3},\n pages = {403--412},\n year = {2006},\n url = {https://doi.org/10.1109/TCAD.2005.854638},\n doi = {10.1109/TCAD.2005.854638},\n timestamp = {Sun, 02 Jun 2019 01:00:00 +0200},\n biburl = {https://dblp.org/rec/bib/journals/tcad/ZhengMWLY06},\n bibsource = {dblp computer science bibliography, https://dblp.org}\n}\n\n","author_short":["Zheng, H.","Myers, C. J.","Walter, D.","Little, S.","Yoneda, T."],"key":"DBLP:journals/tcad/ZhengMWLY06","id":"DBLP:journals/tcad/ZhengMWLY06","bibbaseid":"zheng-myers-walter-little-yoneda-verificationoftimedcircuitswithfailuredirectedabstractions-2006","role":"author","urls":{"Paper":"https://doi.org/10.1109/TCAD.2005.854638"},"downloads":0,"html":""},"bibtype":"article","biburl":"https://ycunxi.github.io/utah-csl/bibtex/all.bib","creationDate":"2019-11-14T21:37:03.887Z","downloads":0,"keywords":[],"search_terms":["verification","timed","circuits","failure","directed","abstractions","zheng","myers","walter","little","yoneda"],"title":"Verification of timed circuits with failure-directed abstractions","year":2006,"dataSources":["L6BLFSB28hKk5Nt67"]}